aboutsummaryrefslogtreecommitdiff
path: root/src/main/scala/firrtl/LoweringCompilers.scala
diff options
context:
space:
mode:
authorazidar2016-07-28 13:57:30 -0700
committerazidar2016-07-28 13:57:30 -0700
commit202f5201620625b60e1179421687caf55a20e2af (patch)
tree97187b928ab9eae04ebe359b5f3a002d5309a763 /src/main/scala/firrtl/LoweringCompilers.scala
parent9b1eed8fb94b222c4cbce64379995ddc3930210a (diff)
InferWidths now only fixes declaration widths
Then calls InferTypes to propagate inferred widths to expressions. Required upgrading InferTypes to do simple width propagation. Fixes #206 and #200.
Diffstat (limited to 'src/main/scala/firrtl/LoweringCompilers.scala')
-rw-r--r--src/main/scala/firrtl/LoweringCompilers.scala6
1 files changed, 3 insertions, 3 deletions
diff --git a/src/main/scala/firrtl/LoweringCompilers.scala b/src/main/scala/firrtl/LoweringCompilers.scala
index 8beaf7f9..6450aa66 100644
--- a/src/main/scala/firrtl/LoweringCompilers.scala
+++ b/src/main/scala/firrtl/LoweringCompilers.scala
@@ -111,9 +111,9 @@ class HighFirrtlToMiddleFirrtl () extends Transform with SimpleRun {
passes.ConstProp,
passes.ResolveKinds,
passes.InferTypes,
- passes.ResolveGenders)
- //passes.InferWidths,
- //passes.CheckWidths)
+ passes.ResolveGenders,
+ passes.InferWidths,
+ passes.CheckWidths)
def execute (circuit: Circuit, annotationMap: AnnotationMap): TransformResult =
run(circuit, passSeq)
}