aboutsummaryrefslogtreecommitdiff
path: root/src/main/scala/firrtl/Compiler.scala
diff options
context:
space:
mode:
authorAndrew Waterman2016-04-13 14:02:19 -0700
committerAndrew Waterman2016-04-14 15:45:30 -0700
commit3adf138536e47196c076befe614b4f34e41c73ef (patch)
tree3c41e947329b5a024d2950d657a8b4bfaa2d5126 /src/main/scala/firrtl/Compiler.scala
parenta135b267cd148f3af43fb01b096ec0b4376d6b13 (diff)
Add CSE pass
Diffstat (limited to 'src/main/scala/firrtl/Compiler.scala')
-rw-r--r--src/main/scala/firrtl/Compiler.scala1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/main/scala/firrtl/Compiler.scala b/src/main/scala/firrtl/Compiler.scala
index f87e2c71..3b7b35fa 100644
--- a/src/main/scala/firrtl/Compiler.scala
+++ b/src/main/scala/firrtl/Compiler.scala
@@ -84,6 +84,7 @@ object VerilogCompiler extends Compiler {
ResolveGenders,
InferWidths,
ConstProp,
+ CommonSubexpressionElimination,
DeadCodeElimination,
VerilogWrap,
SplitExp,