summaryrefslogtreecommitdiff
path: root/test/builtins
ModeNameSize
-rw-r--r--add_bits.sail6109logplain
-rw-r--r--append.sail11753logplain
-rw-r--r--div_int.sail96017logplain
-rw-r--r--div_int2.sail63110logplain
-rw-r--r--get_slice_int.sail44164logplain
-rw-r--r--mult_int.sail130710logplain
-rw-r--r--myocamlbuild.ml4462logplain
-rw-r--r--not_bool.sail182logplain
-rw-r--r--replicate_bits.sail8155logplain
-rwxr-xr-xrun_tests.py4101logplain
-rw-r--r--set_slice_bits.sail86538logplain
-rw-r--r--shl_int.sail440logplain
-rw-r--r--signed.sail95493logplain
-rw-r--r--sub_int.sail7909logplain
-rw-r--r--unsigned1.sail92132logplain
-rw-r--r--unsigned2.sail173888logplain
-rw-r--r--unsigned3.sail75478logplain
-rw-r--r--unsigned4.sail171241logplain
-rw-r--r--unsigned5.sail113093logplain
-rw-r--r--unsigned6.sail156309logplain
-rw-r--r--unsigned7.sail94951logplain
-rw-r--r--unsigned8.sail76930logplain
-rw-r--r--vector_update_subrange.sail343logplain
-rw-r--r--zeros.sail2228logplain