riscv/riscv_platform.c


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71

#include "sail.h"
#include "rts.h"
#include "riscv_prelude.h"

bool plat_enable_dirty_update(unit u)
{ return false; }

bool plat_enable_misaligned_access(unit u)
{ return false; }

mach_bits plat_ram_base(unit u)
{
  return UINT64_C(0x80000000);
}

mach_bits plat_ram_size(unit u)
{
  return UINT64_C(0x80000000);
}

mach_bits plat_rom_base(unit u)
{
  return UINT64_C(0x1000);
}

mach_bits plat_rom_size(unit u)
{
  return UINT64_C(0x100);
}

mach_bits plat_clint_base(unit u)
{
  return UINT64_C(0x2000000);
}

mach_bits plat_clint_size(unit u)
{
  return UINT64_C(0xc0000);
}

bool within_phys_mem(mach_bits addr, sail_int len)
{
  printf("within_phys_mem\n");
  exit(EXIT_FAILURE);
  return 0;
}

unit load_reservation(mach_bits addr)
{ return UNIT; }

bool match_reservation(mach_bits addr)
{ return false; }

unit cancel_reservation(unit u)
{ return UNIT; }

unit plat_term_write(mach_bits c)
{ return UNIT; }

void plat_insns_per_tick(sail_int *rop, unit u)
{ }

mach_bits plat_htif_tohost(unit u)
{
  return UINT64_C(0x2000000);
}

unit memea(mach_bits len, sail_int n)
{
  return UNIT;
}