summaryrefslogtreecommitdiff
path: root/risc-v/riscv_extras_embed_sequential.lem
blob: dabd4d121d2f5aeb3d10388d045bcfe8b0af5336 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
open import Pervasives
open import Pervasives_extra
open import Sail_impl_base
open import Sail_values
open import State

val MEMr                  : (vector bitU * integer) -> M (vector bitU)
val MEMr_acquire          : (vector bitU * integer) -> M (vector bitU)
val MEMr_reserved         : (vector bitU * integer) -> M (vector bitU)
val MEMr_reserved_acquire : (vector bitU * integer) -> M (vector bitU)

let MEMr (addr,size)                  = read_mem false Read_plain addr size
let MEMr_acquire (addr,size)          = read_mem false Read_RISCV_acquire addr size
let MEMr_reserved (addr,size)         = read_mem false Read_RISCV_reserved addr size
let MEMr_reserved_acquire (addr,size) = read_mem false Read_RISCV_reserved_acquire addr size

val MEMea                     : (vector bitU * integer) -> M unit
val MEMea_release             : (vector bitU * integer) -> M unit
val MEMea_conditional         : (vector bitU * integer) -> M unit
val MEMea_conditional_release : (vector bitU * integer) -> M unit

let MEMea (addr,size)                     = write_mem_ea Write_plain addr size
let MEMea_release (addr,size)             = write_mem_ea Write_RISCV_release addr size
let MEMea_conditional (addr,size)         = write_mem_ea Write_RISCV_conditional addr size
let MEMea_conditional_release (addr,size) = write_mem_ea Write_RISCV_conditional_release addr size

val MEMval                     : (vector bitU * integer * vector bitU) -> M unit
val MEMval_release             : (vector bitU * integer * vector bitU) -> M unit
val MEMval_conditional         : (vector bitU * integer * vector bitU) -> M unit
val MEMval_conditional_release : (vector bitU * integer * vector bitU) -> M unit

let MEMval (_,_,v)                     = write_mem_val v >>= fun _ -> return ()
let MEMval_release (_,_,v)             = write_mem_val v >>= fun _ -> return ()
let MEMval_conditional (_,_,v)         = write_mem_val v >>= fun _ -> return () (* (if b then B1 else B0) *)
let MEMval_conditional_release (_,_,v) = write_mem_val v >>= fun _ -> return () (* (if b then B1 else B0) *)

let speculate_conditional_success () = excl_result () >>= fun b -> return (if b then B1 else B0)

val MEM_fence_rw_rw : unit -> M unit
val MEM_fence_r_rw  : unit -> M unit
val MEM_fence_rw_w  : unit -> M unit
val MEM_fence_w_w   : unit -> M unit
val MEM_fence_i     : unit -> M unit

let MEM_fence_rw_rw () = barrier Barrier_RISCV_rw_rw
let MEM_fence_r_rw  () = barrier Barrier_RISCV_r_rw
let MEM_fence_rw_w  () = barrier Barrier_RISCV_rw_w
let MEM_fence_w_w   () = barrier Barrier_RISCV_w_w
let MEM_fence_i     () = barrier Barrier_RISCV_i

let duplicate (bit,len) =
  let bits = repeat [bit] len in
  let start = len - 1 in
  Vector bits start false