summaryrefslogtreecommitdiff
path: root/risc-v/hgen/herdtools_ast_to_shallow_ast.hgen
blob: 46b113102c3bfa8b3cfd9da7e03a0ed37b184ec7 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
| `RISCVStopFetching -> EBREAK
| `RISCVUTYPE(imm, rd, op) -> UTYPE(
      translate_imm20 "imm" imm,
      translate_reg "rd" rd,
      translate_uop op)
| `RISCVJAL(imm, rd) -> JAL0(
      translate_imm20 "imm" imm,
      translate_reg "rd" rd)
| `RISCVJALR(imm, rs, rd) -> JALR0(
      translate_imm12 "imm" imm,
      translate_reg "rs" rd,
      translate_reg "rd" rd)
| `RISCVBType(imm, rs2, rs1, op) -> BTYPE(
      translate_imm12 "imm" imm,
      translate_reg "rs2" rs2,
      translate_reg "rs1" rs1,
      translate_bop op)
| `RISCVIType(imm, rs1, rd, op) -> ITYPE(
      translate_imm12 "imm" imm,
      translate_reg "rs1" rs1,
      translate_reg "rd" rd,
      translate_iop op)
| `RISCVShiftIop(imm, rs, rd, op) -> SHIFTIOP(
      translate_imm6 "imm" imm,
      translate_reg "rs" rs,
      translate_reg "rd" rd,
      translate_sop op)
| `RISCVRType (rs2, rs1, rd, op) -> RTYPE (
      translate_reg "rs2" rs2,
      translate_reg "rs1" rs1,
      translate_reg "rd" rd,
      translate_rop op)
| `RISCVLoad(imm, rs, rd, unsigned, width) -> LOAD(
      translate_imm12 "imm" imm,
      translate_reg "rs" rs,
      translate_reg "rd" rd,
      translate_bool "unsigned" unsigned,
      translate_wordWidth width)
| `RISCVStore(imm, rs, rd, width) -> STORE (
      translate_imm12 "imm" imm,
      translate_reg "rs" rs,
      translate_reg "rd" rd,
      translate_wordWidth width)
| `RISCVADDIW(imm, rs, rd) -> ADDIW(
      translate_imm12 "imm" imm,
      translate_reg "rs" rs,
      translate_reg "rd" rd)
| `RISCVSHIFTW(imm, rs, rd, op) -> SHIFTW(
      translate_imm5 "imm" imm,
      translate_reg "rs" rs,
      translate_reg "rd" rd,
      translate_sop op)
| `RISCVRTYPEW(rs2, rs1, rd, op) -> RTYPEW(
      translate_reg "rs2" rs2,
      translate_reg "rs1" rs1,
      translate_reg "rd" rd,
      translate_ropw op)
| `RISCVFENCE -> FENCE (
  translate_imm4 "pred" 0,
  translate_imm4 "succ" 0
)