summaryrefslogtreecommitdiff
path: root/mips/mips_extras_embed.lem
blob: 41a6726f4a334309a5a90a54b48e670e0c8cd6f6 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
open import Pervasives
open import Sail_impl_base
open import Sail_values
open import Prompt

let endian = E_big_endian

val MEMr             : (vector bitU * integer) -> M (vector bitU)
val MEMr_reserve     : (vector bitU * integer) -> M (vector bitU)
val MEMr_tag         : (vector bitU * integer) -> M (vector bitU)
val MEMr_tag_reserve : (vector bitU * integer) -> M (vector bitU)

let MEMr (addr,size)             = read_mem endian false Read_plain addr size
let MEMr_reserve (addr,size)     = read_mem endian false Read_reserve addr size
let MEMr_tag (addr,size)         = read_mem endian false Read_tag addr size
let MEMr_tag_reserve (addr,size) = read_mem endian false Read_tag_reserve addr size


val MEMea                 : (vector bitU * integer) -> M unit
val MEMea_conditional     : (vector bitU * integer) -> M unit
val MEMea_tag             : (vector bitU * integer) -> M unit
val MEMea_tag_conditional : (vector bitU * integer) -> M unit

let MEMea (addr,size)                 = write_mem_ea Write_plain addr size
let MEMea_conditional (addr,size)     = write_mem_ea Write_conditional addr size
let MEMea_tag (addr,size)             = write_mem_ea Write_tag addr size
let MEMea_tag_conditional (addr,size) = write_mem_ea Write_tag_conditional addr size


val MEMval                 : (vector bitU * integer * vector bitU) -> M unit
val MEMval_conditional     : (vector bitU * integer * vector bitU) -> M bitU
val MEMval_tag             : (vector bitU * integer * vector bitU) -> M unit
val MEMval_tag_conditional : (vector bitU * integer * vector bitU) -> M bitU

let MEMval (_,_,v)                 = write_mem_val endian v >>= fun _ -> return ()
let MEMval_conditional (_,_,v)     = write_mem_val endian v >>= fun b -> return (if b then B1 else B0)
let MEMval_tag (_,_,v)             = write_mem_val endian v >>= fun _ -> return ()
let MEMval_tag_conditional (_,_,v) = write_mem_val endian v >>= fun b -> return (if b then B1 else B0)


val MEM_sync  : unit -> M unit

let MEM_sync () = barrier Barrier_Isync


let duplicate (bit,len) =
  let bits = repeat [bit] len in
  let start = len - 1 in
  Vector bits start false