1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
|
$ifndef _VECTOR_INC
$define _VECTOR_INC
$include <flow.sail>
type bits ('n : Int) = bitvector('n, inc)
val "eq_bit" : (bit, bit) -> bool
val eq_bits = {
ocaml: "eq_list",
interpreter: "eq_list",
lem: "eq_vec",
c: "eq_bits",
coq: "eq_vec"
} : forall 'n. (bits('n), bits('n)) -> bool
overload operator == = {eq_bit, eq_bits}
val bitvector_length = {coq: "length_mword", _:"length"} : forall 'n. bits('n) -> atom('n)
val vector_length = {
ocaml: "length",
interpreter: "length",
lem: "length_list",
c: "length",
coq: "length_list"
} : forall 'n ('a : Type). vector('n, inc, 'a) -> atom('n)
overload length = {bitvector_length, vector_length}
val "zeros" : forall 'n. atom('n) -> bits('n)
val "print_bits" : forall 'n. (string, bits('n)) -> unit
val "sign_extend" : forall 'n 'm, 'm >= 'n. (bits('n), atom('m)) -> bits('m)
val "zero_extend" : forall 'n 'm, 'm >= 'n. (bits('n), atom('m)) -> bits('m)
val truncate = {
ocaml: "vector_truncate",
interpreter: "vector_truncate",
lem: "vector_truncate",
coq: "vector_truncate",
c: "truncate"
} : forall 'm 'n, 'm >= 0 & 'm <= 'n. (bits('n), atom('m)) -> bits('m)
val mask : forall 'len 'v, 'len >= 0 & 'v >= 0. (atom('len), bits('v)) -> bits('len)
function mask(len, v) = if len <= length(v) then truncate(v, len) else zero_extend(v, len)
overload operator ^ = {mask}
val bitvector_concat = {ocaml: "append", interpreter: "append", lem: "concat_vec", c: "append", coq: "concat_vec"} : forall ('n : Int) ('m : Int).
(bits('n), bits('m)) -> bits('n + 'm)
overload append = {bitvector_concat}
/* Used for creating long bitvector literals in the C backend. */
val "append_64" : forall 'n. (bits('n), bits(64)) -> bits('n + 64)
val bitvector_access = {
ocaml: "access",
interpreter: "access",
lem: "access_vec_inc",
coq: "access_vec_inc",
c: "vector_access"
} : forall ('n : Int) ('m : Int), 0 <= 'm < 'n . (bits('n), int('m)) -> bit
val plain_vector_access = {
ocaml: "access",
interpreter: "access",
lem: "access_list_inc",
coq: "access_list_inc",
c: "vector_access"
} : forall ('n : Int) ('m : Int) ('a : Type), 0 <= 'm < 'n. (vector('n, inc, 'a), atom('m)) -> 'a
overload vector_access = {bitvector_access, plain_vector_access}
val bitvector_update = {
ocaml: "update",
interpreter: "update",
lem: "update_vec_inc",
coq: "update_vec_inc",
c: "vector_update"
} : forall 'n 'm, 0 <= 'm < 'n. (bits('n), atom('m), bit) -> bits('n)
val plain_vector_update = {
ocaml: "update",
interpreter: "update",
lem: "update_list_inc",
coq: "update_list_inc",
c: "vector_update"
} : forall 'n 'm ('a : Type), 0 <= 'm < 'n. (vector('n, inc, 'a), atom('m), 'a) -> vector('n, inc, 'a)
overload vector_update = {bitvector_update, plain_vector_update}
val add_bits = {
ocaml: "add_vec",
interpreter: "add_vec",
c: "add_bits"
} : forall 'n. (bits('n), bits('n)) -> bits('n)
val add_bits_int = {
ocaml: "add_vec_int", interpreter: "add_vec_int",
c: "add_bits_int"
} : forall 'n. (bits('n), int) -> bits('n)
overload operator + = {add_bits, add_bits_int}
val subrange_bits = {
ocaml: "subrange",
interpreter: "subrange",
lem: "subrange_vec_inc",
c: "vector_subrange",
coq: "subrange_vec_inc"
} : forall ('n : Int) ('m : Int) ('o : Int), 0 <= 'm <= 'o < 'n.
(bits('n), atom('m), atom('o)) -> bits('o - 'm + 1)
overload vector_subrange = {subrange_bits}
val update_subrange_bits = {
ocaml: "update_subrange",
interpreter: "update_subrange",
lem: "update_subrange_vec_inc",
c: "vector_update_subrange",
coq: "update_subrange_vec_inc"
} : forall 'n 'm 'o, 0 <= 'm <= 'o < 'n. (bits('n), atom('m), atom('o), bits('m - ('o - 1))) -> bits('n)
overload vector_update_subrange = {update_subrange_bits}
// Some ARM specific builtins
/*
val get_slice_int = "get_slice_int" : forall 'w. (atom('w), int, int) -> bits('w)
val set_slice_int = "set_slice_int" : forall 'w. (atom('w), int, int, bits('w)) -> int
val set_slice_bits = "set_slice" : forall 'n 'm.
(atom('n), atom('m), bits('n), int, bits('m)) -> bits('n)
*/
val replicate_bits = "replicate_bits" : forall 'n 'm. (bits('n), atom('m)) -> bits('n * 'm)
val unsigned = {
ocaml: "uint",
lem: "uint",
interpreter: "uint",
c: "sail_uint",
coq: "uint"
} : forall 'n. bits('n) -> range(0, 2 ^ 'n - 1)
/* We need a non-empty vector so that the range makes sense */
val signed = "sint" : forall 'n, 'n > 0. bits('n) -> range(- (2 ^ ('n - 1)), 2 ^ ('n - 1) - 1)
$endif
|
