summaryrefslogtreecommitdiff
path: root/cheri/sail_latexcc/sailccWriteRAM.tex
blob: 2ed4aca2a1d979c7fc51579d4e5921b294edbbf5 (plain)
1
2
val __WriteRAM = "write_ram" : forall 'n 'm.
  (atom('m), atom('n), #\hyperref[zbits]{bits}#('m), #\hyperref[zbits]{bits}#('m), #\hyperref[zbits]{bits}#(8 * 'n)) -> bool effect {wmv}