1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
|
/*========================================================================*/
/* */
/* Copyright (c) 2015-2017 Shaked Flur */
/* Copyright (c) 2015-2017 Kathyrn Gray */
/* All rights reserved. */
/* */
/* This software was developed by the University of Cambridge Computer */
/* Laboratory as part of the Rigorous Engineering of Mainstream Systems */
/* (REMS) project, funded by EPSRC grant EP/K008528/1. */
/* */
/* Redistribution and use in source and binary forms, with or without */
/* modification, are permitted provided that the following conditions */
/* are met: */
/* 1. Redistributions of source code must retain the above copyright */
/* notice, this list of conditions and the following disclaimer. */
/* 2. Redistributions in binary form must reproduce the above copyright */
/* notice, this list of conditions and the following disclaimer in */
/* the documentation and/or other materials provided with the */
/* distribution. */
/* */
/* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' */
/* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED */
/* TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A */
/* PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR */
/* CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, */
/* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */
/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF */
/* USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND */
/* ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, */
/* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT */
/* OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF */
/* SUCH DAMAGE. */
/*========================================================================*/
bitfield CurrentEL_type : bits(32) =
{
/*RES0 : 31..4,*/
EL : 3..2,
/*RES0 : 1..0,*/
}
register CurrentEL : CurrentEL_type /* Current Exception Level */
bitfield DAIF_type : bits(32) =
{
/*RES0 : 31..10,*/
D : 9,
A : 8,
I : 7,
F : 6,
/*RES0 : 5..0,*/
}
register DAIF : DAIF_type /* Interrupt Mask Bits */
bitfield NZCV_type : bits(32) =
{
N : 31,
Z : 30,
C : 29,
V : 28,
/*RES0 : 27..0,*/
}
register NZCV : NZCV_type /* Condition Flags */
register SP_EL0 : bits(64) /* Stack Pointer (EL0) */
register SP_EL1 : bits(64) /* Stack Pointer (EL1) */
register SP_EL2 : bits(64) /* Stack Pointer (EL2) */
register SP_EL3 : bits(64) /* Stack Pointer (EL3) */
bitfield SPSel_type : bits(32) =
{
/*RES0 : 31..1,*/
SP : 0,
}
register SPSel : SPSel_type /* Stack Pointer Select */
bitfield SPSR_type : bits(32) =
{
N : 31,
Z : 30,
C : 29,
V : 28,
/*RES0 : 27..22,*/
SS : 21,
IL : 20,
/*19..10 : RES0*/
E : 9,
A : 8,
I : 7,
F : 6,
/*RES0 : 5,*/
M4 : 4,
M3_0 : 3..0,
}
register SPSR_EL1 : SPSR_type /* Saved Program Status Register (EL1) */
register SPSR_EL2 : SPSR_type /* Saved Program Status Register (EL2) */
register SPSR_EL3 : SPSR_type /* Saved Program Status Register (EL3) */
register ELR_EL1 : bits(64) /* Exception Link Register (EL1) */
register ELR_EL2 : bits(64) /* Exception Link Register (EL2) */
register ELR_EL3 : bits(64) /* Exception Link Register (EL3) */
|
