From 949cbcbc9debc364771ea76dff4d43a36a50ca5b Mon Sep 17 00:00:00 2001 From: Austin Seipp Date: Wed, 6 Feb 2019 14:17:50 -0600 Subject: README: add a link to my RISC-V implementation Signed-off-by: Austin Seipp --- README.md | 2 ++ 1 file changed, 2 insertions(+) (limited to 'README.md') diff --git a/README.md b/README.md index ff378796..1eb08995 100644 --- a/README.md +++ b/README.md @@ -62,6 +62,8 @@ Sail is currently being used for ARM, RISC-V, MIPS, CHERI-MIPS, IBM Power, and x * [Sail x86 ISA model, handwritten](https://github.com/rems-project/sail/tree/sail2/x86). This is a handwritten user-mode fragment. +* [Sail 32-bit RISC-V model, partially handwritten and partially generated](https://github.com/thoughtpolice/rv32-sail). This currently implements a fragment of the machine mode (-M) specification for RV32IM. (Developed independently of the full RISC-V model for the REMS project.) + The hand-written ARMv8-A, IBM POWER, and x86 models are currently not in sync with the latest version of Sail, which is the (default) sail2 branch on Github. These and the RISC-V model are integrated with our [RMEM](http://www.cl.cam.ac.uk/users/pes20/rmem) tool for concurrency semantics. -- cgit v1.2.3