summaryrefslogtreecommitdiff
path: root/src
AgeCommit message (Expand)Author
2017-12-05add EdPeter Sewell
2017-12-05Update header files on masterAlasdair Armstrong
2017-11-02remove a lot of dead code form run_with_elf_cheri*Robert Norton
2017-11-02reset inCCallDelay in code that is not dead.Robert Norton
2017-11-01added RISC-V "fence r,r"Shaked Flur
2017-10-31cheri: throw an exception if there is an attempt to access C26/IDC in the del...Robert Norton
2017-10-24fix default cap value on cheri128 following previous changes -- E stored in r...Robert Norton
2017-10-09add translations for missing read/write kinds.Robert Norton
2017-10-09add translation of IK_mem_rmw interp_inter_imp. TODO: could we get rid of thi...Robert Norton
2017-10-06move nias_of_instruction into RMEM so that it can use shallow embedding ast a...Robert Norton
2017-09-29fix those build errorsChristopher Pulte
2017-09-29fix deep_shallow_convert, stop using interp_interface.instruction for most th...Christopher Pulte
2017-09-26fixesChristopher Pulte
2017-09-21wibShaked Flur
2017-09-21added a comment to the x86 lock'd read and writeShaked Flur
2017-09-20add support for x86 lock prefix (also remove unused Read/Write_tag kind in et...Robert Norton
2017-09-19fixChristopher Pulte
2017-09-15x86: implement regfp analysis function (no control flow yet)Robert Norton
2017-09-15reinstate deep/shallow conversionChristopher Pulte
2017-09-03added RISC-V strong-acquire/releaseShaked Flur
2017-08-31add EnumerationType type class: if a type is a member you get Ord membership ...Christopher Pulte
2017-08-31added RISC-V AMOsShaked Flur
2017-08-30typeclass instance Ord(opcode)Christopher Pulte
2017-08-24typoShaked Flur
2017-08-24typoShaked Flur
2017-08-24added barrier-kind for x86 MFENCE;Shaked Flur
2017-08-22Merge branch 'master' of https://bitbucket.org/Peter_Sewell/sailChristopher Pulte
2017-08-22and fix that other placesChristopher Pulte
2017-08-22added RISC-V "fence w,w" and "fence.i";Shaked Flur
2017-08-22adapt state.lem to RISCV additionsChristopher Pulte
2017-08-19RISC-V store-releaseShaked Flur
2017-08-17added RISC-V load-acquireShaked Flur
2017-08-17fixed the RISC-V fences (3 types: "rw,rw"/"r,rw"/"rw,w")Shaked Flur
2017-08-16lem_interp: remove broken val_to_string_internal functions, replace with stri...Jon French
2017-08-12Resolve ambiguity between negation of integers and boolsThomas Bauereiss
2017-08-12Fix compilation issue for 32-bit systemsThomas Bauereiss
2017-08-02fix sail library test interpreter glue for API change. Also fix build_context...Robert Norton
2017-08-02fix run_with_elf*.ml with changed lem_interp apiJon French
2017-07-24interpreter: optionally print debugging tracesJon French
2017-07-24vector parts of interpreter now evaluate all arguments of expression before e...Jon French
2017-07-24move value type definitions to ott, and introduce new E_internal_value ast no...Jon French
2017-07-19split library tests into separate files to avoid risk of sail compiler stack ...Robert Norton
2017-07-19borrow some of aa's bash code to convert library test suite output to junit ...Robert Norton
2017-07-06Tests for (almost) all sail builtins. Many interesting things discovered. Lib...Robert Norton
2017-07-06fix off by one in type of add_vec builtin function. There are many more dubio...Robert Norton
2017-07-06fix interpreter version of get_min/max_representable which similarly broken t...Robert Norton
2017-07-06fix interpreter lteq/gteq for range/vec.Robert Norton
2017-07-06fix interpreter version of != which was broken for vector/range comparisons.Robert Norton
2017-07-06substitute all uses of mod_big_int and div_big_int for Z.rem and Z.div which ...Robert Norton
2017-07-06implement abs function correctly for ocaml shallow embedding.Robert Norton
generated by cgit v1.2.3 (git 2.25.1) at 2026-03-09 03:01:05 +0000