summaryrefslogtreecommitdiff
path: root/src/lem_interp
AgeCommit message (Expand)Author
2017-08-28Merge branch 'experiments' of bitbucket.org:Peter_Sewell/sail into mono-exper...Brian Campbell
2017-08-24Begin refactoring Sail libraryThomas Bauereiss
2017-08-24typoShaked Flur
2017-08-24typoShaked Flur
2017-08-24added barrier-kind for x86 MFENCE;Shaked Flur
2017-08-22added RISC-V "fence w,w" and "fence.i";Shaked Flur
2017-08-19RISC-V store-releaseShaked Flur
2017-08-17added RISC-V load-acquireShaked Flur
2017-08-17fixed the RISC-V fences (3 types: "rw,rw"/"r,rw"/"rw,w")Shaked Flur
2017-08-16lem_interp: remove broken val_to_string_internal functions, replace with stri...Jon French
2017-08-02fix sail library test interpreter glue for API change. Also fix build_context...Robert Norton
2017-08-02fix run_with_elf*.ml with changed lem_interp apiJon French
2017-07-24interpreter: optionally print debugging tracesJon French
2017-07-24vector parts of interpreter now evaluate all arguments of expression before e...Jon French
2017-07-24move value type definitions to ott, and introduce new E_internal_value ast no...Jon French
2017-07-06fix interpreter version of get_min/max_representable which similarly broken t...Robert Norton
2017-07-06fix interpreter lteq/gteq for range/vec.Robert Norton
2017-07-06fix interpreter version of != which was broken for vector/range comparisons.Robert Norton
2017-06-22fix three different copies of the hardware_quot function to do proper trucati...Robert Norton
2017-06-22add a 'print' built-in function handy for writing sail tests.Robert Norton
2017-05-28fixed exmemShaked Flur
2017-05-26fix run_with builds after build_context gained an extra argument.Robert Norton
2017-05-24Merge branch 'master' of bitbucket.org:Peter_Sewell/sailShaked Flur
2017-05-24added the exmem effect for AArch64 store-exclusiveShaked Flur
2017-05-24Change types of MEMr_tag, MEMval_tag and co. so that tag is separate from dat...Robert Norton
2017-05-02docPeter Sewell
2017-04-24added register_value_for_regShaked Flur
2017-04-18added transactional memory supportShaked Flur
2017-04-03Rename TranslateAddress to TranslatePC and remove the accessType argument -- ...Robert Norton
2017-03-29change reqiured to work with little endian interpreter.Robert Norton
2017-03-25endianness fixShaked Flur
2017-03-24fixed endiannessShaked Flur
2017-03-24Christopher, Peter: make "run_interp_model.ml" build again (endianness)Peter Sewell
2017-03-24Print tracking information for V_track, hopefully fix extern_vector_value, fi...Christopher Pulte
2017-03-23the interpreter/shallow expects little-endian memory-valuesShaked Flur
2017-03-02tweak commentsPeter Sewell
2017-02-08put back the header into Sail_impl_baseChristopher Pulte
2017-02-08pull in Shaked's type class instance changes, fix Ord and Eq instancesChristopher Pulte
2017-02-03fix headersPeter Sewell
2017-01-27fix right shiftKathy Gray
2017-01-26c128: xor E with 48 when storing in memory so that null cap is all zeros but ...Robert Norton
2017-01-26christopher, kathy, peter: hacky experiment on nias_of_instructionPeter Sewell
2017-01-25Make interpreter a little more flexible on the format of a register type to m...Kathy Gray
2017-01-25Merge branch 'master' of https://bitbucket.org/Peter_Sewell/sailKathy Gray
2017-01-25Make vector equality remember about the possibility of unknown valuesKathy Gray
2017-01-24functionality for comparing handwritten analysis function with exhaustive int...Christopher Pulte
2017-01-24Remember to pass through collapse argument in else case in bit_lifteds_to_stringRobert Norton
2017-01-23remove taint printingKathy Gray
2017-01-23Extend lib with min and maxKathy Gray
2017-01-14changes to enable interpreter exhaustive analysis in ppcmem againChristopher Pulte