summaryrefslogtreecommitdiff
path: root/src/lem_interp
AgeCommit message (Expand)Author
2017-12-05Update header files on masterAlasdair Armstrong
2017-11-02remove a lot of dead code form run_with_elf_cheri*Robert Norton
2017-11-02reset inCCallDelay in code that is not dead.Robert Norton
2017-11-01added RISC-V "fence r,r"Shaked Flur
2017-10-31cheri: throw an exception if there is an attempt to access C26/IDC in the del...Robert Norton
2017-10-24fix default cap value on cheri128 following previous changes -- E stored in r...Robert Norton
2017-10-09add translations for missing read/write kinds.Robert Norton
2017-10-09add translation of IK_mem_rmw interp_inter_imp. TODO: could we get rid of thi...Robert Norton
2017-10-06move nias_of_instruction into RMEM so that it can use shallow embedding ast a...Robert Norton
2017-09-29fix those build errorsChristopher Pulte
2017-09-29fix deep_shallow_convert, stop using interp_interface.instruction for most th...Christopher Pulte
2017-09-21added a comment to the x86 lock'd read and writeShaked Flur
2017-09-20add support for x86 lock prefix (also remove unused Read/Write_tag kind in et...Robert Norton
2017-09-15x86: implement regfp analysis function (no control flow yet)Robert Norton
2017-09-15reinstate deep/shallow conversionChristopher Pulte
2017-09-03added RISC-V strong-acquire/releaseShaked Flur
2017-08-31add EnumerationType type class: if a type is a member you get Ord membership ...Christopher Pulte
2017-08-31added RISC-V AMOsShaked Flur
2017-08-30typeclass instance Ord(opcode)Christopher Pulte
2017-08-24typoShaked Flur
2017-08-24typoShaked Flur
2017-08-24added barrier-kind for x86 MFENCE;Shaked Flur
2017-08-22added RISC-V "fence w,w" and "fence.i";Shaked Flur
2017-08-19RISC-V store-releaseShaked Flur
2017-08-17added RISC-V load-acquireShaked Flur
2017-08-17fixed the RISC-V fences (3 types: "rw,rw"/"r,rw"/"rw,w")Shaked Flur
2017-08-16lem_interp: remove broken val_to_string_internal functions, replace with stri...Jon French
2017-08-02fix sail library test interpreter glue for API change. Also fix build_context...Robert Norton
2017-08-02fix run_with_elf*.ml with changed lem_interp apiJon French
2017-07-24interpreter: optionally print debugging tracesJon French
2017-07-24vector parts of interpreter now evaluate all arguments of expression before e...Jon French
2017-07-24move value type definitions to ott, and introduce new E_internal_value ast no...Jon French
2017-07-06fix interpreter version of get_min/max_representable which similarly broken t...Robert Norton
2017-07-06fix interpreter lteq/gteq for range/vec.Robert Norton
2017-07-06fix interpreter version of != which was broken for vector/range comparisons.Robert Norton
2017-06-22fix three different copies of the hardware_quot function to do proper trucati...Robert Norton
2017-06-22add a 'print' built-in function handy for writing sail tests.Robert Norton
2017-05-28fixed exmemShaked Flur
2017-05-26fix run_with builds after build_context gained an extra argument.Robert Norton
2017-05-24Merge branch 'master' of bitbucket.org:Peter_Sewell/sailShaked Flur
2017-05-24added the exmem effect for AArch64 store-exclusiveShaked Flur
2017-05-24Change types of MEMr_tag, MEMval_tag and co. so that tag is separate from dat...Robert Norton
2017-05-02docPeter Sewell
2017-04-24added register_value_for_regShaked Flur
2017-04-18added transactional memory supportShaked Flur
2017-04-03Rename TranslateAddress to TranslatePC and remove the accessType argument -- ...Robert Norton
2017-03-29change reqiured to work with little endian interpreter.Robert Norton
2017-03-25endianness fixShaked Flur
2017-03-24fixed endiannessShaked Flur
2017-03-24Christopher, Peter: make "run_interp_model.ml" build again (endianness)Peter Sewell