summaryrefslogtreecommitdiff
path: root/src/lem_interp
AgeCommit message (Expand)Author
2016-04-27Make run_with_elf compile againKathy Gray
2016-04-27cheri: add translation and bounds checking of PC via PCC. Slightly clunky imp...Robert Norton
2016-04-26Add more cases for translate_address to support enumsKathy Gray
2016-04-26print error case on translate addressKathy Gray
2016-04-25Make interpreter able to read registers during translate address and decode.Kathy Gray
2016-04-19cheri: zero all tags when loading memory from elf so that we don't get undefi...Robert Norton
2016-04-19Make value treatment on memory write calls uniform for function call vs assig...Kathy Gray
2016-04-18More fixes to interp with regards to warnings and debugging infoKathy Gray
2016-04-13Copy run_with_elf to make run_with_elf_cheri and revert run_with_elf to mips ...Robert Norton
2016-04-13cheri supporting run with elfKathy Gray
2016-04-13Remove some warnings, in progress.Kathy Gray
2016-04-12Reduce warnings for interpreter. Removed all pattern match warnings for inter...Kathy Gray
2016-03-30Small missing cases in patternsKathy Gray
2016-03-16Fix case of missing undef options in compareKathy Gray
2016-03-08missing file from last commitKathy Gray
2016-03-08Return undefined value on reads of uninitialised memoryKathy Gray
2016-03-08Start task of setting up tagged memory in sequential interpreterKathy Gray
2016-02-05fix typo in kathy's last commit.Robert Norton
2016-02-05change signed mod behaviour for numbers to match that of vectorsKathy Gray
2016-02-04fix pretty printing of new mod_sRobert Norton
2016-02-04Add mod_sKathy Gray
2016-02-04add forgotten lib bindingKathy Gray
2016-02-03mips: finish implementing address translation on instruction fetch and remove...Robert Norton
2016-02-03mips: add support for LLAddr, a debug register used for ll/sc. Also add missi...Robert Norton
2016-02-02mips.sail: add an 'inBranchDelay' register so that SignalException can set co...Robert Norton
2016-02-02Print out the address of the instruction running in sequential interpreterKathy Gray
2016-02-02Get mips stuff hooked up with translate address.Kathy Gray
2016-02-02add translate_address functionalityKathy Gray
2016-01-29fix typo in kathy's last commit.Robert Norton
2016-01-29Put correct tags on to_vec callsKathy Gray
2016-01-28Support exit and assert better in sequential interpreter and general interpre...Kathy Gray
2016-01-27Add --max_instruction to sequential interpreter to permit an upper bound on i...Kathy Gray
2016-01-27Add ability to run to a particular instruction execution numberKathy Gray
2016-01-27Make mips build againKathy Gray
2016-01-27start adding breakpointKathy Gray
2016-01-26Stop turning all decreasing vectors into indexed ones : i.e. let's print them...Kathy Gray
2016-01-26fix starting indices for mips initial register values.Robert Norton
2016-01-26Fix some bugs in writing registers with slices in the sequential interpreterKathy Gray
2016-01-26print reg dump in correct format for cheri test suite. Reinstate timing of ex...Robert Norton
2016-01-26Fix problem in run_with_model where we forgot that ppcmem2 treats everything ...Kathy Gray
2016-01-26dump registers in format expected by cheri test suite when halting. Remove di...Robert Norton
2016-01-22mips: fix PC update logic so branches might work.Robert Norton
2016-01-21mips interpreter successfully executes more than one instruction after some w...Robert Norton
2016-01-21mips: rename GPRs so that they sort lexicographically for display.Robert Norton
2016-01-20see writes to registers in the register file for sequential interpreterKathy Gray
2016-01-20Assorted bug fixes that gets one mips instruction running (then fails for exp...Kathy Gray
2016-01-20Decoding a mips instruction :)Kathy Gray
2016-01-20Show opcode in sequential interpreter when decode failsKathy Gray
2016-01-19Put None and Some into interpreter environmentsKathy Gray
2016-01-19hacky initial makery for mips interpreter. Builds stuff in wrong places and n...Robert Norton
generated by cgit v1.2.3 (git 2.25.1) at 2026-03-09 18:22:03 +0000