summaryrefslogtreecommitdiff
path: root/src/lem_interp
AgeCommit message (Expand)Author
2016-09-30add Robert's DIA typeclass instancesChristopher Pulte
2016-09-30fixes, update isntruction_analysis for NIAs and DIAChristopher Pulte
2016-09-28Possible fix for equality and inequalityKathy Gray
2016-09-21fixesChristopher Pulte
2016-09-19remove conflict messageChristopher Pulte
2016-09-16make vector concatenation pattern removal deal with vector patterns of unknow...Christopher Pulte
2016-09-14Switch mips/cheri over to using memory ea/val for writes. Tag is now first by...Robert Norton
2016-09-14Add memory kind for concurrent tag reads and writesKathy Gray
2016-09-14Change reading and writing of tag memory to report the tag/look for the tag a...Kathy Gray
2016-09-13Support memea and memv in sequential interpreterKathy Gray
2016-09-13Add optional address to memv eventsKathy Gray
2016-09-13add show functions, fixChristopher Pulte
2016-09-13extern slice for instruction analysisKathy Gray
2016-09-12add list append functionKathy Gray
2016-09-09minor fixesKathy Gray
2016-09-09update instruction_analysis to support nias and instruction kindChristopher Pulte
2016-09-02Extend type checking so that patterns with vector concatenation don't permit ...Kathy Gray
2016-08-18move register_base_name and slice_of_reg_name from ppcmem thread semantics to...Christopher
2016-08-17tuple assignment now implemented so (a,b) := foo() will now workKathy Gray
2016-08-17Fix pattern match bug in interp where vector accesses were using the wrong st...Kathy Gray
2016-08-14Add missing case to replicateKathy Gray
2016-08-10Missing case in libKathy Gray
2016-08-06Add duplicate_bits to libKathy Gray
2016-07-28Banish exit from the mips/cheri sail except at end of SignalException functio...Robert Norton
2016-07-26Fix incomplete match warning in run_with*Robert Norton
2016-07-26Increase size of TLB to 64 entries. In theory this should improve FreeBSD boo...Robert Norton
2016-07-26And fix abbrev oversite in interpreterKathy Gray
2016-07-26Add minimal support for emulated Altera JTAG UART.Robert Norton
2016-07-26Add support for loading a raw binary file at given location in memory prior t...Robert Norton
2016-07-25winKathy Gray
2016-07-25one more goKathy Gray
2016-07-25Actually fix stack for returnKathy Gray
2016-07-25Fix stack for returnKathy Gray
2016-07-25Support return in interpreter pretty printer (also fix typo for default case)Kathy Gray
2016-07-23Add a return exp form to Sail, supported in type checker and in interpreter.Kathy Gray
2016-07-01Add missing case to arith_op_no0Kathy Gray
2016-06-07Fix issue in accessing fields and slices of registers during translate addressKathy Gray
2016-06-03Fix bug exposed/introduced by properly handling vector starts in the type che...Kathy Gray
2016-06-03turn off debug print statementsKathy Gray
2016-06-03Mips file: removed some unnecessary parenthesisKathy Gray
2016-06-02Fix most_significant case omissionKathy Gray
2016-05-25add support for capability load/store bits in TLBRobert Norton
2016-05-20Add missing CP0BadVaddr in run_with_elfs.Robert Norton
2016-05-18Implement 8-entry software-managed TLB.Robert Norton
2016-05-12Implement count/compare registers for timer interrupts and rdhwr instruction.Robert Norton
2016-05-10Initialise CP0Status BEV bit.Robert Norton
2016-05-09fix mips build by copying across run_with_elf_cheri.ml and removing cheri parts.Robert Norton
2016-05-09Reverse the list of events to respect their orderKathy Gray
2016-05-09Add more debugging information for vector concatenationKathy Gray
2016-05-06rewrite fde_loop to make it easier to understand and fix some tests. still re...Robert Norton