index
:
sail
sail2
Formal specification language for ISAs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
lem_interp
/
interp_inter_imp.lem
Age
Commit message (
Expand
)
Author
2016-09-09
update instruction_analysis to support nias and instruction kind
Christopher Pulte
2016-09-02
Extend type checking so that patterns with vector concatenation don't permit ...
Kathy Gray
2016-08-17
Fix pattern match bug in interp where vector accesses were using the wrong st...
Kathy Gray
2016-07-25
win
Kathy Gray
2016-07-25
one more go
Kathy Gray
2016-07-25
Actually fix stack for return
Kathy Gray
2016-07-23
Add a return exp form to Sail, supported in type checker and in interpreter.
Kathy Gray
2016-06-07
Fix issue in accessing fields and slices of registers during translate address
Kathy Gray
2016-06-03
Fix bug exposed/introduced by properly handling vector starts in the type che...
Kathy Gray
2016-05-04
Correct register field/slice reading for decreasing reads for decode/translat...
Kathy Gray
2016-05-03
write all or part of fields out of translate_address (instead of just all)
Kathy Gray
2016-05-03
Change decode and translate_address to support writing register events (altho...
Kathy Gray
2016-04-26
Add more cases for translate_address to support enums
Kathy Gray
2016-04-26
print error case on translate address
Kathy Gray
2016-04-25
Make interpreter able to read registers during translate address and decode.
Kathy Gray
2016-04-18
More fixes to interp with regards to warnings and debugging info
Kathy Gray
2016-04-12
Reduce warnings for interpreter. Removed all pattern match warnings for inter...
Kathy Gray
2016-03-08
Start task of setting up tagged memory in sequential interpreter
Kathy Gray
2016-02-02
Get mips stuff hooked up with translate address.
Kathy Gray
2016-02-02
add translate_address functionality
Kathy Gray
2016-01-28
Support exit and assert better in sequential interpreter and general interpre...
Kathy Gray
2016-01-27
Make mips build again
Kathy Gray
2016-01-26
Fix some bugs in writing registers with slices in the sequential interpreter
Kathy Gray
2016-01-20
Decoding a mips instruction :)
Kathy Gray
2016-01-11
Interpreter interface now supports option<ast> result from decode and etc ins...
Kathy Gray
2015-10-08
augment annot of interpreter
Kathy Gray
2015-08-06
Update analysis to merge states and values after branches taken due to unknow...
Kathy Gray
2015-07-24
Begin doing better analysis on case splits over unknowns
Kathy Gray
2015-07-01
fix equality comparison
Kathy Gray
2015-07-01
Use set instead of list for tainted values
Kathy Gray
2015-07-01
Go on despite the presence of an exit in exhaustive mode
Kathy Gray
2015-06-28
Tag enumeration variables properly when introducing them
Kathy Gray
2015-06-26
Better handling of literal true and false (turn them into the expected bit0 a...
Kathy Gray
2015-06-24
Support new write memory events
Kathy Gray
2015-06-24
Add new outcomes/events separating effective address and value for memory writes
Kathy Gray
2015-06-22
Fixes issue #12
Kathy Gray
2015-06-18
Consistent handling of constructors with no parameters
Kathy Gray
2015-06-17
Extend mode and external memory functions with endian flag
Kathy Gray
2015-06-09
Too hasty removal; still used by trans_sail.gen
Kathy Gray
2015-06-09
remove superfluous num_to_bits; replaced by bit_list_of_integer
Kathy Gray
2015-06-09
support exit/escape out of the interface
Kathy Gray
2015-06-07
Fix instruction extractor
Kathy Gray
2015-06-02
Fix errors around ARM not being able to decode due to instruction_extractor b...
Kathy Gray
2015-05-13
Add dynamic footprint dependency check event/outcome
Kathy Gray
2015-05-01
Change interpreter interface to support ppcmem2's view of vectors as always i...
Kathy Gray
2015-04-22
Fix some interpreter bugs preventing ARM instructions from making progress
Kathy Gray
2015-03-18
Use boolean on write where applicable
Kathy Gray
2015-03-17
Correct directionality in interpreter. Now the interpreter shouldn't use inc ...
Kathy Gray
2015-03-15
Many changes:
Kathy Gray
2015-02-27
Fix a series of errors leading to the first ARM instruction not running.
Kathy Gray
[prev]
[next]