summaryrefslogtreecommitdiff
path: root/riscv
AgeCommit message (Expand)Author
2018-04-09Add some riscv arch definitions: privilege levels, exceptions, interrupts, ex...Prashanth Mundkur
2018-04-09Slightly re-org defs to move related things closer together.Prashanth Mundkur
2018-04-09Better separate riscv-independent and riscv-specific parts between prelude an...Prashanth Mundkur
2018-03-21Patch AST datatypes in generated Isabelle theoriesThomas Bauereiss
2018-03-19Fixes to C backend for RISCV-compilationAlasdair Armstrong
2018-03-14WIP Latex formattingAlasdair Armstrong
2018-03-14Fix toplevel pattern compilationAlasdair Armstrong
2018-03-14Make partiality more explicit in library functions of Lem shallow embeddingThomas Bauereiss
2018-03-09Specialise constructors for polymorphic unionsAlasdair Armstrong
2018-03-07Make union types consistent in the ASTAlasdair Armstrong
2018-02-15Rebase state monad onto prompt monadThomas Bauereiss
2018-02-15Re-engineer prompt monad of Lem shallow embeddingThomas Bauereiss
2018-02-07Add some printing functions to Lem shallow embeddingThomas Bauereiss
2018-02-06Fixed some bugs in the RVC spec; the rvc test now passes.Prashanth Mundkur
2018-02-06Add a system initialization function. For now, it merely initializes support...Prashanth Mundkur
2018-02-06some prettyfying of riscv: replace regbits/bits(64) with xlenbits and use ove...Robert Norton
2018-02-06Add remaining RVC instructions.Prashanth Mundkur
2018-02-06Make small change to improve readability of riscv duopodAlasdair Armstrong
2018-02-05riscv: slightly prettier register trace outputRobert Norton
2018-02-05squash a warning.Robert Norton
2018-02-02Added remaining compressed instructions in Quadrant 0 and 1, Quadrant 2 remains.Prashanth Mundkur
2018-02-02Add M extension to RISCV. Slightly inelegant implementation for now but passi...Robert Norton
2018-02-02Add some more compressed instruction specs, and slightly clean up previous ones.Prashanth Mundkur
2018-02-01Use the recursive execute for c.addi4spn.Prashanth Mundkur
2018-02-01badaddr is a misleading name, since it could contain what the PC points to fo...Prashanth Mundkur
2018-02-01riscv: avoid name clash with global function 'unsigned'.Robert Norton
2018-02-01Clean up riscv_duopod sail and add make targets for ocaml and Isabelle.Robert Norton
2018-02-01Add c.addi4spn.Prashanth Mundkur
2018-02-01Fix encoding for compressed ILLEGAL.Prashanth Mundkur
2018-02-01Initial top-level support for compression instructions.Prashanth Mundkur
2018-01-31Add wrappers around Lem operators using bitvector type classThomas Bauereiss
2018-01-31Split base definitions of Lem monads and further built-ins (e.g. loop combina...Thomas Bauereiss
2018-01-31add very stripped down 2-instruction RISCV example with add and load.Robert Norton
2018-01-30Fix failing Lem testsAlasdair Armstrong
2018-01-30riscv prelude: add a to_bits function for converting ints to bits of given le...Robert Norton
2018-01-29Fix Lem generation for RISC-VThomas Bauereiss
2018-01-29Add a fixme for unhandled fences but allow them to execute.Prashanth Mundkur
2018-01-29Initial handling of CSR reads/writes.Prashanth Mundkur
2018-01-29Add satp to CSR dummy implemented predicate. Also direct the illegal instruc...Prashanth Mundkur
2018-01-29riscv: fix warnings about incomplete patterns. Add a check target in Makefile...Robert Norton
2018-01-29Add some initial exception handling to the riscv execution loop.Prashanth Mundkur
2018-01-29Merge branch 'sail2' of https://bitbucket.org/Peter_Sewell/sail into sail2Robert Norton
2018-01-29riscv: remove break from main loop and place val spec in prelude.Robert Norton
2018-01-29riscv: add tracing of register writes.Robert Norton
2018-01-29Added ecall/mret and exception support.Prashanth Mundkur
2018-01-29Fix error in RISCV: SLLI and SRLI were swapped...Robert Norton
2018-01-27Add Makefile for RISC-VThomas Bauereiss
2018-01-25Extend RISCV main loop with support for tohost interface used by test suite f...Robert Norton
2018-01-25riscv: remove case for non-existent constructor in match that was being treat...Robert Norton
2018-01-25work in progress riscv CSR implementation.Robert Norton