summaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
2018-05-09Merge pull request #12 from emersion/fix-byte-sequenceRobert Norton
2018-05-09Fix Byte_sequence errors due to linksem updateemersion
2018-05-08More work on Sail documentationAlasdair Armstrong
2018-05-07Add a register indicating no trigger/breakpoint support, which allows the bre...Prashanth Mundkur
2018-05-07Fix another mask computation bug.Prashanth Mundkur
2018-05-07Adjust default pte update setting to match spike's default.Prashanth Mundkur
2018-05-07Log trap value on traps.Prashanth Mundkur
2018-05-07Fix a missed csr read.Prashanth Mundkur
2018-05-04Tweak the execution log.Prashanth Mundkur
2018-05-04Fix two bugs in the page-table walker, and add some comments.Prashanth Mundkur
2018-05-04Fix printing of ld.Prashanth Mundkur
2018-05-04Checked that variable names in split_fun rewrites are really variablesBrian Campbell
2018-05-04Fix missing nexp id rewritingBrian Campbell
2018-05-04Rewrite constant nexps in specsBrian Campbell
2018-05-04Add support for top-level values to monomorphisation singleton rewriteBrian Campbell
2018-05-04Fix mono cast introduction to avoid a checking to inference changeBrian Campbell
2018-05-04Start updating monomorphisationBrian Campbell
2018-05-04Rename type vars in Coq backend when they clash with identifiersBrian Campbell
2018-05-04Basic Coq constraintsBrian Campbell
2018-05-03Fix a typo in sret decode and privilege checks in xret.Prashanth Mundkur
2018-05-03Add implementation of sfence with a fixme note.Prashanth Mundkur
2018-05-03Fix a bug in privilege transition, add better transition logging.Prashanth Mundkur
2018-05-03Implement wfi, and cleanup handling illegal operations.Prashanth Mundkur
2018-05-03Fix interrupt dispatch, improve execution logs, cleanup unused bits.Prashanth Mundkur
2018-05-03Simplify the top-level execute loop using the step function.Prashanth Mundkur
2018-05-03Fix up interrupt and exception dispatch.Prashanth Mundkur
2018-05-03Implement fetch to properly handle RVC and address translation, and add a ste...Prashanth Mundkur
2018-05-03Flow typing and l-expression changes for ASL parserAlasdair Armstrong
2018-05-03Fix duopod with latest riscv preludeAlasdair Armstrong
2018-05-03Add typing rule for checking tuples as well as inferring themAlasdair Armstrong
2018-05-03Fix interpreter messages for failing assertsAlasdair Armstrong
2018-05-03Hook in address translation for stores and atomics.Prashanth Mundkur
2018-05-03Log csr writes in the execution log.Prashanth Mundkur
2018-05-03Work in progress on the coq backendBrian Campbell
2018-05-02Hook in address translation for loads.Prashanth Mundkur
2018-05-02Finish up Sv39 address translation.Prashanth Mundkur
2018-05-02Tick cycle counter in execute loop.Prashanth Mundkur
2018-05-02Fix printing of csr immediates.Prashanth Mundkur
2018-05-02Fix typo in riscv model.Prashanth Mundkur
2018-05-01cheri128: remove unnecessary xor of E with 48. The zeroing of E in memory is ...Robert Norton
2018-05-01cheri256: minor optimisation -- factor out null_cap_bits as top level let.Robert Norton
2018-05-01cheri256: switch to using absolute address (cursor) instead of offset (relati...Robert Norton
2018-05-01remove unneeded commented out code.Robert Norton
2018-05-01Implement new CGetAddr instruction. Note that we should possibly rename funct...Robert Norton
2018-04-30Make make uninstall a bit safer...Robert Norton
2018-04-27Cheri ISA change in CTestSubset -- ignore sealed bits when testing for subset...Robert Norton
2018-04-26Add riscv SV39 page-table walk.Prashanth Mundkur
2018-04-26Ensure riscv interrupt delegation does not reduce current privilege.Prashanth Mundkur
2018-04-26Fix bug introduced in alignment check.Prashanth Mundkur
2018-04-26Lem: Add Size class annotations for nested bitvector typesThomas Bauereiss
generated by cgit v1.2.3 (git 2.25.1) at 2026-03-09 13:23:23 +0000