index
:
sail
sail2
Formal specification language for ISAs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Expand
)
Author
2017-08-24
added barrier-kind for x86 MFENCE;
Shaked Flur
2017-08-22
x86: rename size type to avoid name clash in RMEM.
Robert Norton
2017-08-22
Merge branch 'master' of https://bitbucket.org/Peter_Sewell/sail
Christopher Pulte
2017-08-22
and fix that other places
Christopher Pulte
2017-08-22
added RISC-V "fence w,w" and "fence.i";
Shaked Flur
2017-08-22
adapt state.lem to RISCV additions
Christopher Pulte
2017-08-21
port x86 model to old type checker.
Robert Norton
2017-08-21
RISC-V load-reserved and store-conditional
Shaked Flur
2017-08-19
RISC-V store-release
Shaked Flur
2017-08-17
Merge branch 'master' of bitbucket.org:Peter_Sewell/sail
Shaked Flur
2017-08-17
added RISC-V load-acquire
Shaked Flur
2017-08-17
riscv: fix warnings because of unneeded catch-all cases in types.hgen.
Robert Norton
2017-08-17
fixed the RISC-V fences (3 types: "rw,rw"/"r,rw"/"rw,w")
Shaked Flur
2017-08-16
lem_interp: remove broken val_to_string_internal functions, replace with stri...
Jon French
2017-08-16
riscv: fix back to front args in store pretty print.
Robert Norton
2017-08-15
riscv: store the decoded branch immediate in the ast type -- this simplifies ...
Robert Norton
2017-08-15
remove unneeded regs_out_in.hgen files.
Robert Norton
2017-08-15
riscv: include pred and succ fields in translation of FENCE (currently hard c...
Robert Norton
2017-08-15
better names for store parameters.
Robert Norton
2017-08-15
riscv: fix incorrect argument order for store parser.
Robert Norton
2017-08-15
fix incorrect mnemonic for lui
Robert Norton
2017-08-15
riscv: fix word/half backwards in load.
Robert Norton
2017-08-15
riscv: limit stores to only relevant bytes.
Robert Norton
2017-08-14
add risc-v fence instruction as re-using MIPS sync for now. Also place holder...
Robert Norton
2017-08-12
Resolve ambiguity between negation of integers and bools
Thomas Bauereiss
2017-08-12
Fix compilation issue for 32-bit systems
Thomas Bauereiss
2017-08-11
further riscv rmem integration.
Robert Norton
2017-08-08
work on integrating risc-v model with rmem (incomplete).
Robert Norton
2017-08-08
work around missing >=_u in sail.
Robert Norton
2017-08-02
fix sail library test interpreter glue for API change. Also fix build_context...
Robert Norton
2017-08-02
add .merlin file
Jon French
2017-08-02
fix run_with_elf*.ml with changed lem_interp api
Jon French
2017-07-27
implement RV64I based on version 2.0 user spec.
Robert Norton
2017-07-26
mips_extras.lem: fix references to Interp.V_foo
Jon French
2017-07-26
Merged in ojno/sail (pull request #1)
Jonathan French
2017-07-24
interpreter: optionally print debugging traces
Jon French
2017-07-24
vector parts of interpreter now evaluate all arguments of expression before e...
Jon French
2017-07-24
move value type definitions to ott, and introduce new E_internal_value ast no...
Jon French
2017-07-21
remove -merge true from ott makefile -- lem at least doesn't build with it
Jon French
2017-07-21
l2.ott: port across additions to base_effect from rmem
Jon French
2017-07-21
l2.ott: factor ocaml 'l' type reference into ott definition of 'l'
Jon French
2017-07-21
l2.ott, l2_parse.ott: remove unnecessary 'type text = string'
Jon French
2017-07-20
add new CNEXEQ instruction.
Robert Norton
2017-07-19
split library tests into separate files to avoid risk of sail compiler stack ...
Robert Norton
2017-07-19
borrow some of aa's bash code to convert library test suite output to junit ...
Robert Norton
2017-07-06
Tests for (almost) all sail builtins. Many interesting things discovered. Lib...
Robert Norton
2017-07-06
fix off by one in type of add_vec builtin function. There are many more dubio...
Robert Norton
2017-07-06
fix interpreter version of get_min/max_representable which similarly broken t...
Robert Norton
2017-07-06
fix interpreter lteq/gteq for range/vec.
Robert Norton
2017-07-06
fix interpreter version of != which was broken for vector/range comparisons.
Robert Norton
[next]