| Age | Commit message (Collapse) | Author |
|
loads/stores via c0 under cheri. Length checks for unaligned loads/stores are not correct and there seems to be no tests...
|
|
non-capability writes on cheri.
|
|
undefined unless we actually access memory which is uninitialised.
|
|
assignment expression
|
|
|
|
computing capability relative address. This is a little counter-intuitive but seems to be what is written in the spec. and passes more tests. Will consult with mroe to check logic here and possibly extract into a function for clarity.
|
|
|
|
the advantage of actually doing what I want.
|
|
|
|
unexpected sail behaviour with implicit cast form literal 0.
|
|
swapped.
|
|
this didn't cause an error).
|
|
|
|
|
|
|
|
|
|
|
|
maybe do this in readCapReg
|
|
implicit cast does not work as expected (appends zeros at bottom).
|
|
emulate atomic tag access.
|
|
|
|
|
|
version. Temporary 'solution' to building mips and cheri builds until proper factorising can take place.
|
|
writes atomic)
|
|
Implement reserved cap. perms (bits 8 and 9) because a test uses them even though they have no defined meaning (historically they did I think).
|
|
Note to self: consider removing this cast after fixing overload resolution
|
|
|
|
|
|
|
|
bug from unification that was previously hitting armv8
|
|
interp_lib, interp_inter_imp, and printing_functions.
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
struct and use cap structs for easier syntax to ensure atomic writes of cap regs.
|
|
|
|
|
|
|
|
|
|
|
|
preparation for adding cheri support in separate files.
|
|
Fix bug in local register access
|
|
well as items of kind Type.
Syntax for the feature is:
def Nat id = nexp
Note: some useful nexps may not parse properly.
All typedef forms can also be used as def Type ... if desired, but this is not required.
|
|
|