summaryrefslogtreecommitdiff
path: root/test
diff options
context:
space:
mode:
Diffstat (limited to 'test')
-rw-r--r--test/typecheck/pass/bitvector_param.sail8
1 files changed, 3 insertions, 5 deletions
diff --git a/test/typecheck/pass/bitvector_param.sail b/test/typecheck/pass/bitvector_param.sail
index ffebeb6e..77fe7dc3 100644
--- a/test/typecheck/pass/bitvector_param.sail
+++ b/test/typecheck/pass/bitvector_param.sail
@@ -1,5 +1,7 @@
-/* from prelude */
default Order dec
+
+$include <flow.sail>
+
type bits ('n : Int) = vector('n, dec, bit)
val vector_subrange = {
@@ -26,10 +28,6 @@ val vector_concat = {ocaml: "append", lem: "append_list"} : forall ('n : Int) ('
overload append = {bitvector_concat, vector_concat}
-val "reg_deref" : forall ('a : Type). register('a) -> 'a effect {rreg}
-/* sneaky deref with no effect necessary for bitfield writes */
-val _reg_deref = "reg_deref" : forall ('a : Type). register('a) -> 'a
-
type xlen : Int = 64
type ylen : Int = 1