summaryrefslogtreecommitdiff
path: root/test/c
diff options
context:
space:
mode:
Diffstat (limited to 'test/c')
-rw-r--r--test/c/assign_rename_bug.sail5
-rw-r--r--test/c/zero_length_bv.expect1
-rw-r--r--test/c/zero_length_bv.sail14
3 files changed, 17 insertions, 3 deletions
diff --git a/test/c/assign_rename_bug.sail b/test/c/assign_rename_bug.sail
index 8b74df2a..f9650b85 100644
--- a/test/c/assign_rename_bug.sail
+++ b/test/c/assign_rename_bug.sail
@@ -7,9 +7,8 @@ $include <vector_dec.sail>
$include <exception_basic.sail>
val sub_vec_int = {
- ocaml: "sub_vec_int",
- lem: "sub_vec_int",
- c: "sub_bits_int"
+ c: "sub_bits_int",
+ _: "sub_vec_int"
} : forall 'n. (bits('n), int) -> bits('n)
overload operator - = {sub_vec_int}
diff --git a/test/c/zero_length_bv.expect b/test/c/zero_length_bv.expect
new file mode 100644
index 00000000..9766475a
--- /dev/null
+++ b/test/c/zero_length_bv.expect
@@ -0,0 +1 @@
+ok
diff --git a/test/c/zero_length_bv.sail b/test/c/zero_length_bv.sail
new file mode 100644
index 00000000..332b8aae
--- /dev/null
+++ b/test/c/zero_length_bv.sail
@@ -0,0 +1,14 @@
+default Order dec
+
+$include <prelude.sail>
+
+val "print_endline" : string -> unit
+
+function main((): unit) -> unit = {
+ let x: bits(0) = [];
+ if x == sail_zeros(0) then {
+ print_endline("ok")
+ };
+ let x: vector(0, dec, string) = [];
+ ()
+} \ No newline at end of file