summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
Diffstat (limited to 'src')
-rw-r--r--src/gen_lib/sail_operators.lem2
-rw-r--r--src/gen_lib/sail_operators_mwords.lem2
2 files changed, 2 insertions, 2 deletions
diff --git a/src/gen_lib/sail_operators.lem b/src/gen_lib/sail_operators.lem
index d9bf8454..524d7ef6 100644
--- a/src/gen_lib/sail_operators.lem
+++ b/src/gen_lib/sail_operators.lem
@@ -36,7 +36,7 @@ let norm_dec = reset_vector_start
let adjust_start_index (start, v) = set_vector_start (start, v)
let cast_vec_bool v = bitU_to_bool (extract_only_element v)
-let cast_bit_vec (start, len, b) = Vector (repeat [b] len) start false
+let cast_bit_vec_basic (start, len, b) = Vector (repeat [b] len) start false
let cast_boolvec_bitvec (Vector bs start inc) =
Vector (List.map bool_to_bitU bs) start inc
diff --git a/src/gen_lib/sail_operators_mwords.lem b/src/gen_lib/sail_operators_mwords.lem
index 8fb158de..d4dca80c 100644
--- a/src/gen_lib/sail_operators_mwords.lem
+++ b/src/gen_lib/sail_operators_mwords.lem
@@ -97,7 +97,7 @@ let norm_dec v = v (*reset_bitvector_start*)
let adjust_start_index (start, v) = v (*set_bitvector_start (start, v)*)
let cast_vec_bool v = bitU_to_bool (extract_only_bit v)
-let cast_bit_vec (start, len, b) = vec_to_bvec (Vector [b] start false)
+let cast_bit_vec_basic (start, len, b) = vec_to_bvec (Vector [b] start false)
let cast_boolvec_bitvec (Vector bs start inc) =
vec_to_bvec (Vector (List.map bool_to_bitU bs) start inc)