summaryrefslogtreecommitdiff
path: root/mips_new_tc/main.sail
diff options
context:
space:
mode:
Diffstat (limited to 'mips_new_tc/main.sail')
-rw-r--r--mips_new_tc/main.sail6
1 files changed, 3 insertions, 3 deletions
diff --git a/mips_new_tc/main.sail b/mips_new_tc/main.sail
index 005692ef..2df5c0f8 100644
--- a/mips_new_tc/main.sail
+++ b/mips_new_tc/main.sail
@@ -18,15 +18,15 @@ function fetch_and_execute () = {
/*print_bits("hex: ", instr);*/
let instr_ast = decode(instr);
match instr_ast {
- Some(HCF) => {
+ Some(HCF()) => {
print("simulation stopped due to halt instruction.");
return ();
},
Some(ast) => execute(ast),
- None => {print("Decode failed"); exit (())} /* Never expect this -- unknown instruction should actually result in reserved instruction ISA-level exception (see mips_ri.sail). */
+ None() => {print("Decode failed"); exit (())} /* Never expect this -- unknown instruction should actually result in reserved instruction ISA-level exception (see mips_ri.sail). */
}
} catch {
- ISAException => print("EXCEPTION")
+ ISAException() => print("EXCEPTION")
/* ISA-level exception occurrred either during TranslatePC or execute --
just continue from nextPC, which should have been set to the appropriate
exception vector (along with clearing branchPending etc.) . */