summaryrefslogtreecommitdiff
path: root/aarch64_small/armV8_A64_sys_regs.sail
diff options
context:
space:
mode:
Diffstat (limited to 'aarch64_small/armV8_A64_sys_regs.sail')
-rw-r--r--aarch64_small/armV8_A64_sys_regs.sail6
1 files changed, 6 insertions, 0 deletions
diff --git a/aarch64_small/armV8_A64_sys_regs.sail b/aarch64_small/armV8_A64_sys_regs.sail
index b051c87d..36f7c3f6 100644
--- a/aarch64_small/armV8_A64_sys_regs.sail
+++ b/aarch64_small/armV8_A64_sys_regs.sail
@@ -173,6 +173,12 @@ bitfield SCTLR_type : bits(32) =
register SCTLR_EL2 : SCTLR_type /* System Control Register (EL2) */
register SCTLR_EL3 : SCTLR_type /* System Control Register (EL3) */
+
+
+/* CP: added coercion from SCTLR_EL1_type to SCTLR_type for the SCTLR function */
+val cast SCTLR_EL1_type_to_SCTLR_type : SCTLR_EL1_type -> SCTLR_type
+
+
bitfield TCR_EL1_type : bits(64) =
{
/*RES0 : 63..39,*/