summaryrefslogtreecommitdiff
path: root/test/typecheck
diff options
context:
space:
mode:
authorAlasdair Armstrong2018-01-30 15:06:20 +0000
committerAlasdair Armstrong2018-01-30 15:11:14 +0000
commit368e8b200d53611ca145c63a876a6d37fcf5acaf (patch)
tree561d0ef1bbcf8d0c650e846f10a9b00f303c532c /test/typecheck
parent2a14c291caa7b07ac1e3ed6904765ea8702a4818 (diff)
Fix failing Lem tests
Diffstat (limited to 'test/typecheck')
-rw-r--r--test/typecheck/pass/arm_types.sail2
-rw-r--r--test/typecheck/pass/exist_tlb.sail2
-rw-r--r--test/typecheck/pass/simple_record_access.sail2
3 files changed, 6 insertions, 0 deletions
diff --git a/test/typecheck/pass/arm_types.sail b/test/typecheck/pass/arm_types.sail
index 83cc8687..af0bcba9 100644
--- a/test/typecheck/pass/arm_types.sail
+++ b/test/typecheck/pass/arm_types.sail
@@ -1,3 +1,5 @@
+$include <flow.sail>
+
enum boolean = {FALSE, TRUE}
enum signal = {LOW, HIGH}
diff --git a/test/typecheck/pass/exist_tlb.sail b/test/typecheck/pass/exist_tlb.sail
index f1b79b3d..de15edf8 100644
--- a/test/typecheck/pass/exist_tlb.sail
+++ b/test/typecheck/pass/exist_tlb.sail
@@ -1,3 +1,5 @@
+$include <flow.sail>
+
val extz : forall ('n : Int) ('m : Int) ('ord : Order).
vector('n, 'ord, bit) -> vector('m, 'ord, bit)
diff --git a/test/typecheck/pass/simple_record_access.sail b/test/typecheck/pass/simple_record_access.sail
index b1eab652..a6e34c8b 100644
--- a/test/typecheck/pass/simple_record_access.sail
+++ b/test/typecheck/pass/simple_record_access.sail
@@ -1,3 +1,5 @@
+$include <flow.sail>
+
enum signal = {LOW, HIGH}
type Bit32 = vector(32, inc, bit)