summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorRobert Norton2016-02-03 17:29:53 +0000
committerRobert Norton2016-02-03 17:29:53 +0000
commitb93ee1a8e09e60239792897c28ca2eced0746f25 (patch)
tree2daddedfc4f884b4f6d3abeb481c3dc9a4df869a /src
parenta5c6e57fdf714ab694cd560ab54c649258859945 (diff)
mips: add support for LLAddr, a debug register used for ll/sc. Also add missing psuedo-registers in run_with_elf.
Diffstat (limited to 'src')
-rw-r--r--src/lem_interp/run_with_elf.ml4
1 files changed, 3 insertions, 1 deletions
diff --git a/src/lem_interp/run_with_elf.ml b/src/lem_interp/run_with_elf.ml
index 9d0af83d..1688edc1 100644
--- a/src/lem_interp/run_with_elf.ml
+++ b/src/lem_interp/run_with_elf.ml
@@ -447,7 +447,7 @@ let initial_stack_and_reg_data_of_AAarch64_elf_file e_entry all_data_memory =
let mips_register_data_all = [
(*Pseudo registers*)
("branchPending", (D_decreasing, 1, 0));
- ("exceptionSignalled", (D_decreasing, 1, 0));
+ ("inBranchDelay", (D_decreasing, 1, 0));
("delayedPC", (D_decreasing, 64, 63));
("nextPC", (D_decreasing, 64, 63));
(* General purpose registers *)
@@ -490,6 +490,8 @@ let mips_register_data_all = [
("CP0Status", (D_decreasing, 32, 31));
("CP0Cause", (D_decreasing, 32, 31));
("CP0EPC", (D_decreasing, 64, 63));
+ ("CP0LLAddr", (D_decreasing, 64, 63));
+ ("CP0LLBit", (D_decreasing, 1, 0));
]
let initial_stack_and_reg_data_of_MIPS_elf_file e_entry all_data_memory =