summaryrefslogtreecommitdiff
path: root/src/test/test1.sail
diff options
context:
space:
mode:
authorKathy Gray2014-06-25 13:49:34 +0100
committerKathy Gray2014-06-25 13:49:34 +0100
commit314649b7753170ead8bec27d05a26c7da65469d4 (patch)
tree4df37d936f21e0218ad4a7a64f63617ba3360472 /src/test/test1.sail
parent4f88d08df1611d4386332579ab6356c845e306b5 (diff)
Add support for actions that read just a slice or single bit of a register
Diffstat (limited to 'src/test/test1.sail')
-rw-r--r--src/test/test1.sail8
1 files changed, 6 insertions, 2 deletions
diff --git a/src/test/test1.sail b/src/test/test1.sail
index 18863ce2..1ca615c5 100644
--- a/src/test/test1.sail
+++ b/src/test/test1.sail
@@ -19,7 +19,7 @@ let ( bit [32] ) v2 = 0xABCDEF01
val forall Type 'a. 'a -> 'a effect pure identity
function forall Type 'a. 'a identity i = i
-function unit ignore(x) = ()
+(*function unit ignore(x) = ()*)
(* scattered function definition and union definition *)
scattered typedef ast = const union
@@ -41,5 +41,9 @@ function unit a (bit) b = if identity(b) then (identity()) else ()
function bit sw s = switch s { case 0 -> bitzero }
-function bit main _ = {ignore(sw(0)); ignore((nat) v2); v1[0] }
+let colors rgb = red
+
+function bit enu (red) = 0
+
+function bit main _ = {ignore(sw(0)); ignore((nat) v2); ignore(enu(0)); v1[0] }