summaryrefslogtreecommitdiff
path: root/src/rewriter.ml
diff options
context:
space:
mode:
authorBrian Campbell2017-10-02 13:19:57 +0100
committerBrian Campbell2017-10-02 13:19:57 +0100
commit0e2e4a583ee1f5c76c17355c9ffc92111960f4dd (patch)
treef14029fb0edc05a2413c8cf9b0ede60149796639 /src/rewriter.ml
parent686b65f279db1c37ec4e72e4b76b3ce43d1138f5 (diff)
parentddc8421b1d51dd76aeb6035e2ebb0fbb64db9cb7 (diff)
Merge branch 'experiments' into mono-experiments
Diffstat (limited to 'src/rewriter.ml')
-rw-r--r--src/rewriter.ml20
1 files changed, 10 insertions, 10 deletions
diff --git a/src/rewriter.ml b/src/rewriter.ml
index 5cf1a6b9..c2b8e618 100644
--- a/src/rewriter.ml
+++ b/src/rewriter.ml
@@ -1452,10 +1452,10 @@ let remove_vector_concat_pat pat =
let index_j = simple_num l j in
(* FIXME *)
- (* let subv = fix_eff_exp (E_aux (E_vector_subrange (root, index_i, index_j), cannot)) in *)
- let (_, _, ord, _) = vector_typ_args_of (Env.base_typ_of (env_of root) (typ_of root)) in
+ let subv = fix_eff_exp (E_aux (E_vector_subrange (root, index_i, index_j), cannot)) in
+ (* let (_, _, ord, _) = vector_typ_args_of (Env.base_typ_of (env_of root) (typ_of root)) in
let subrange_id = if is_order_inc ord then "bitvector_subrange_inc" else "bitvector_subrange_dec" in
- let subv = fix_eff_exp (E_aux (E_app (mk_id subrange_id, [root; index_i; index_j]), cannot)) in
+ let subv = fix_eff_exp (E_aux (E_app (mk_id subrange_id, [root; index_i; index_j]), cannot)) in *)
let id_pat =
match typ_opt with
@@ -1920,12 +1920,12 @@ let remove_bitvector_pat pat =
let access_bit_exp (rootid,rannot) l idx =
let root : tannot exp = E_aux (E_id rootid,rannot) in
(* FIXME *)
- (* E_aux (E_vector_access (root,simple_num l idx), simple_annot l bit_typ) in *)
- let env = env_of_annot rannot in
+ E_aux (E_vector_access (root,simple_num l idx), simple_annot l bit_typ) in
+ (*let env = env_of_annot rannot in
let t = Env.base_typ_of env (typ_of_annot rannot) in
let (_, _, ord, _) = vector_typ_args_of t in
let access_id = if is_order_inc ord then "bitvector_access_inc" else "bitvector_access_dec" in
- E_aux (E_app (mk_id access_id, [root; simple_num l idx]), simple_annot l bit_typ) in
+ E_aux (E_app (mk_id access_id, [root; simple_num l idx]), simple_annot l bit_typ) in*)
let test_bit_exp rootid l t idx exp =
let rannot = simple_annot l t in
@@ -1951,12 +1951,12 @@ let remove_bitvector_pat pat =
(*if vec_start t = i && vec_length t = List.length lits
then E_id rootid
else*)
- (* E_vector_subrange (
+ E_vector_subrange (
E_aux (E_id rootid, simple_annot l typ),
simple_num l i,
- simple_num l j) in *)
- let subrange_id = if is_order_inc ord then "bitvector_subrange_inc" else "bitvector_subrange_dec" in
- E_app (mk_id subrange_id, [E_aux (E_id rootid, simple_annot l typ); simple_num l i; simple_num l j]) in
+ simple_num l j) in
+ (* let subrange_id = if is_order_inc ord then "bitvector_subrange_inc" else "bitvector_subrange_dec" in
+ E_app (mk_id subrange_id, [E_aux (E_id rootid, simple_annot l typ); simple_num l i; simple_num l j]) in *)
E_aux (E_app(
Id_aux (Id "eq_vec", Parse_ast.Generated l),
[E_aux (subvec_exp, simple_annot l typ');