summaryrefslogtreecommitdiff
path: root/src/lem_interp/interp_interface.lem
diff options
context:
space:
mode:
authorShaked Flur2017-03-23 14:43:55 +0000
committerShaked Flur2017-03-23 14:43:55 +0000
commit68f22b52e40a8e6ea8b99d514faf3310547e63e6 (patch)
treed6e8f3ed9883b821d5d5b129fcf5b395bd614172 /src/lem_interp/interp_interface.lem
parent3519cfe79e70c805185eeec3df508534c73b5579 (diff)
the interpreter/shallow expects little-endian memory-values
Diffstat (limited to 'src/lem_interp/interp_interface.lem')
-rw-r--r--src/lem_interp/interp_interface.lem4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/lem_interp/interp_interface.lem b/src/lem_interp/interp_interface.lem
index 3e94285c..3ef6abb8 100644
--- a/src/lem_interp/interp_interface.lem
+++ b/src/lem_interp/interp_interface.lem
@@ -164,8 +164,8 @@ type interpreter_state = Interp.stack (*Deem abstract*)
(* Will come from a .lem file generated by Sail, bound to a 'defs' identifier *)
type specification = Interp_ast.defs Interp.tannot (*Deem abstract*)
type interpreter_mode = Interp.interp_mode (*Deem abstract*)
-type interp_mode = <| internal_mode: interpreter_mode; endian: end_flag |>
-val make_mode : (*eager*) bool -> (*tracking*) bool -> end_flag -> interp_mode
+type interp_mode = <| internal_mode: interpreter_mode |>
+val make_mode : (*eager*) bool -> (*tracking*) bool -> interp_mode
val tracking_dependencies : interp_mode -> bool