summaryrefslogtreecommitdiff
path: root/src/gen_lib/sail_operators_mwords.lem
diff options
context:
space:
mode:
authorThomas Bauereiss2017-10-13 16:22:11 +0100
committerThomas Bauereiss2017-10-13 17:23:39 +0100
commitc97dd66c7318a0a8c79bf5674a13fb7d799e3166 (patch)
tree85b2e2424ef0ea439846e02b95bb2bb967e6fbc5 /src/gen_lib/sail_operators_mwords.lem
parentecdbf28f72860cdb44ce9dc0bdd811b64572fd90 (diff)
Name (bit)vector operations more explicitly
Moreover, add support for pretty-printing (to Lem) vector access/update operations for vectors with non-constant, but normalized start index.
Diffstat (limited to 'src/gen_lib/sail_operators_mwords.lem')
-rw-r--r--src/gen_lib/sail_operators_mwords.lem2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/gen_lib/sail_operators_mwords.lem b/src/gen_lib/sail_operators_mwords.lem
index 4d1cc713..a1fc1fd7 100644
--- a/src/gen_lib/sail_operators_mwords.lem
+++ b/src/gen_lib/sail_operators_mwords.lem
@@ -5,7 +5,7 @@ open import Sail_values
(*** Bit vector operations *)
-let bvlength bs = integerFromNat (word_length bs)
+let bitvector_length bs = integerFromNat (word_length bs)
(*val set_bitvector_start : forall 'a. (integer * bitvector 'a) -> bitvector 'a
let set_bitvector_start (new_start, Bitvector bs _ is_inc) =