summaryrefslogtreecommitdiff
path: root/src/gen_lib/sail_operators_mwords.lem
diff options
context:
space:
mode:
authorThomas Bauereiss2017-11-07 15:34:35 +0000
committerThomas Bauereiss2017-11-07 15:34:35 +0000
commit1dbf01cafae9aba80582754f17d831c8bc11cdba (patch)
tree8c69c4f27f97e9bc696e6706d9ba66ef4f5fdded /src/gen_lib/sail_operators_mwords.lem
parentff9610e460b60fc35a529dfbc1d6b8d9c0072104 (diff)
Declare prelude functions as extern
Also, rename a few functions for uniformity, e.g. bool_and -> and_bool
Diffstat (limited to 'src/gen_lib/sail_operators_mwords.lem')
-rw-r--r--src/gen_lib/sail_operators_mwords.lem3
1 files changed, 2 insertions, 1 deletions
diff --git a/src/gen_lib/sail_operators_mwords.lem b/src/gen_lib/sail_operators_mwords.lem
index 8fb55137..74d0acf7 100644
--- a/src/gen_lib/sail_operators_mwords.lem
+++ b/src/gen_lib/sail_operators_mwords.lem
@@ -65,7 +65,7 @@ let bvslice_raw bs i j =
val bvupdate_aux : forall 'a 'b. Size 'a => bool -> integer -> bitvector 'a -> integer -> integer -> list bitU -> bitvector 'a
let bvupdate_aux is_inc start bs i j bs' =
let bits = update_aux is_inc start (List.map to_bitU (bitlistFromWord bs)) i j bs' in
- wordFromBitlist (List.map from_bitU bits)
+ wordFromBitlist (List.map of_bitU bits)
(*let iN = natFromInteger i in
let jN = natFromInteger j in
let startN = natFromInteger start in
@@ -110,6 +110,7 @@ let cast_vec_bool v = bitU_to_bool (extract_only_bit v)
let cast_bit_vec_basic (start, len, b) = vec_to_bvec (Vector [b] start false)
let cast_boolvec_bitvec (Vector bs start inc) =
vec_to_bvec (Vector (List.map bool_to_bitU bs) start inc)
+let cast_vec_bl v = List.map bool_to_bitU (bitlistFromWord v)
let pp_bitu_vector (Vector elems start inc) =
let elems_pp = List.foldl (fun acc elem -> acc ^ showBitU elem) "" elems in