summaryrefslogtreecommitdiff
path: root/src/gen_lib/power_extras.lem
diff options
context:
space:
mode:
authorChristopher Pulte2016-10-10 14:40:55 +0100
committerChristopher Pulte2016-10-10 14:40:55 +0100
commit966daf663e0e5c816f5d2dad2a181e27bfcb7148 (patch)
tree3f53d0afb53fab124c09380b1d1544a5a2e604ae /src/gen_lib/power_extras.lem
parent3b0aa31253a5b1f4b0d8b5ab86323ff0443f3dd2 (diff)
changed the way registers/register fields work, fixes, nicer names for new letbound variables
Diffstat (limited to 'src/gen_lib/power_extras.lem')
-rw-r--r--src/gen_lib/power_extras.lem8
1 files changed, 4 insertions, 4 deletions
diff --git a/src/gen_lib/power_extras.lem b/src/gen_lib/power_extras.lem
index 2e255db7..c16b197f 100644
--- a/src/gen_lib/power_extras.lem
+++ b/src/gen_lib/power_extras.lem
@@ -25,10 +25,10 @@ let MEMw (_,_,value) = write_memory_val value >>= fun _ -> return ()
let MEMw_conditional (_,_,value) = write_memory_val value >>= fun b -> return (bool_to_bit b)
-val I_Sync : forall 'e unit -> M 'e unit
-val H_Sync : forall 'e unit -> M 'e unit
-val LW_Sync : forall 'e unit -> M 'e unit
-val EIEIO_Sync : forall 'e unit -> M 'e unit
+val I_Sync : forall 'e. unit -> M 'e unit
+val H_Sync : forall 'e. unit -> M 'e unit
+val LW_Sync : forall 'e. unit -> M 'e unit
+val EIEIO_Sync : forall 'e. unit -> M 'e unit
let I_Sync () = barrier Isync
let H_Sync () = barrier Sync