summaryrefslogtreecommitdiff
path: root/mips_new_tc
diff options
context:
space:
mode:
authorThomas Bauereiss2017-08-02 16:16:26 +0100
committerThomas Bauereiss2017-08-02 17:05:35 +0100
commite9558fd6dd549e6be4ef10a00113fdeceff51a4c (patch)
treef5f2ad9534dbfc526c27bb5530639c8b6bfa55cd /mips_new_tc
parentdbf09ba3d706db3e7b121d11a42a6f193a0f4291 (diff)
Improve pretty-printing of register declaration and assignment
Diffstat (limited to 'mips_new_tc')
-rw-r--r--mips_new_tc/mips_prelude.sail2
1 files changed, 1 insertions, 1 deletions
diff --git a/mips_new_tc/mips_prelude.sail b/mips_new_tc/mips_prelude.sail
index dca78b12..6792f546 100644
--- a/mips_new_tc/mips_prelude.sail
+++ b/mips_new_tc/mips_prelude.sail
@@ -190,7 +190,7 @@ register (TLBEntry) TLBEntry61
register (TLBEntry) TLBEntry62
register (TLBEntry) TLBEntry63
-let (vector <0, 64, inc, (TLBEntry)>) TLBEntries = [
+let (vector <0, 64, inc, (register<TLBEntry>)>) TLBEntries = [
TLBEntry00,
TLBEntry01,
TLBEntry02,