summaryrefslogtreecommitdiff
path: root/aarch64
diff options
context:
space:
mode:
authorAlasdair Armstrong2018-02-12 18:52:23 +0000
committerAlasdair Armstrong2018-02-12 18:52:23 +0000
commitcdb18b1e79bef443c49553eba6dcafb729471cfa (patch)
treed440e99c3bb6462fa0a9df0a72c0aefd1712bafb /aarch64
parentf485db41c7e7b07922a3a693eafbaea5ebacb998 (diff)
Add support for top-level letbindings to C backend
Diffstat (limited to 'aarch64')
-rw-r--r--aarch64/prelude.sail9
1 files changed, 7 insertions, 2 deletions
diff --git a/aarch64/prelude.sail b/aarch64/prelude.sail
index 46d12375..f022510f 100644
--- a/aarch64/prelude.sail
+++ b/aarch64/prelude.sail
@@ -136,8 +136,11 @@ val __ZeroExtendSlice = {lem: "extz_slice"} : forall 'm. (bits('m), int, int) ->
val cast cast_unit_vec : bit -> bits(1)
-function cast_unit_vec bitzero = 0b0
-and cast_unit_vec bitone = 0b1
+function cast_unit_vec b =
+ match b {
+ bitzero => 0b0,
+ bitone => 0b1
+ }
val print = "prerr_endline" : string -> unit
@@ -309,7 +312,9 @@ union exception = {
Error_ReservedEncoding
}
+/*
union option ('a : Type) = {
None,
Some : 'a
}
+*/