summaryrefslogtreecommitdiff
path: root/aarch64/aarch64_extras.lem
diff options
context:
space:
mode:
authorJon French2019-04-15 16:18:18 +0100
committerJon French2019-04-15 16:18:18 +0100
commita9f0b829507e9882efdb59cce4d83ea7e87f5f71 (patch)
tree11cde6c1918bc15f4dda9a8e40afd4a1fe912a0a /aarch64/aarch64_extras.lem
parent0f6fd188ca232cb539592801fcbb873d59611d81 (diff)
parent57443173923e87f33713c99dbab9eba7e3db0660 (diff)
Merge branch 'sail2' into rmem_interpreter
Diffstat (limited to 'aarch64/aarch64_extras.lem')
-rw-r--r--aarch64/aarch64_extras.lem2
1 files changed, 1 insertions, 1 deletions
diff --git a/aarch64/aarch64_extras.lem b/aarch64/aarch64_extras.lem
index d22ece00..b662e230 100644
--- a/aarch64/aarch64_extras.lem
+++ b/aarch64/aarch64_extras.lem
@@ -78,7 +78,7 @@ val write_ram : forall 'rv 'e.
integer -> integer -> list bitU -> list bitU -> list bitU -> monad 'rv unit 'e
let write_ram addrsize size hexRAM address value =
write_mem_ea Write_plain address size >>
- write_mem_val value >>= fun _ ->
+ write_mem Write_plain address size value >>= fun _ ->
return ()
val read_ram : forall 'rv 'e.