summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorRobert Norton2016-02-11 17:30:20 +0000
committerRobert Norton2016-02-11 17:30:20 +0000
commit91cfc8b9a4d54a438f3f6dd4aa78c8a5264b90cd (patch)
tree72dab5afdb13cfde86f07c4fcd5fa53454da0a80
parent6babd41ef103ff5bb119e38b1971bd737edcaf25 (diff)
mips.sail: add cast to bit to work around type error recently introduced by overloading of '^^'
-rw-r--r--mips/mips.sail2
1 files changed, 1 insertions, 1 deletions
diff --git a/mips/mips.sail b/mips/mips.sail
index 6fca5300..ca93d967 100644
--- a/mips/mips.sail
+++ b/mips/mips.sail
@@ -100,7 +100,7 @@ let (vector <0, 32, inc, (register<(bit[64])>) >) GPR =
(* Check whether a given 64-bit vector is a properly sign extended 32-bit word *)
val bit[64] -> bool effect pure isWordVal
function bool NotWordVal (word) =
- (word[31] ^^ 32) != word[63..32]
+ (((bit)(word[31])) ^^ 32) != word[63..32]
val bit[5] -> bit[64] effect {rreg} rGPR
function bit[64] rGPR idx = {