summaryrefslogtreecommitdiff
path: root/.gitignore
diff options
context:
space:
mode:
authorRobert Norton2018-12-20 13:49:39 +0000
committerRobert Norton2018-12-20 13:49:49 +0000
commitd99dd3833e8ebf89c586cc5316582a3c62ad7997 (patch)
tree299db5be7850c3ae72403e4c1252562790d91d1d /.gitignore
parent7524c25b16a4e393a17acde8b20f6a42d30d0f94 (diff)
RISVC model is now at https://github.com/rems-project/sail-riscv . Remove it and tests.
Diffstat (limited to '.gitignore')
-rw-r--r--.gitignore19
1 files changed, 0 insertions, 19 deletions
diff --git a/.gitignore b/.gitignore
index b222fe26..26f48e6e 100644
--- a/.gitignore
+++ b/.gitignore
@@ -78,25 +78,6 @@ lib/hol/sail-heap
/power/power_embed_types.lem
/power/power_toFromInterp.lem
-/riscv/Riscv.thy
-/riscv/RiscvAuxiliary.thy
-/riscv/Riscv_extras.thy
-/riscv/Riscv_lemmas.thy
-/riscv/Riscv_types.thy
-/riscv/riscv.lem
-/riscv/riscv_types.lem
-/riscv/riscv_sequential.lem
-/riscv/riscv_sequential_types.lem
-/riscv/Riscv_sequential_lemmas.thy
-/riscv/riscv
-/riscv/platform
-/riscv/riscv.c
-/riscv/riscv_model.c
-/riscv/riscv_rvfi_model.c
-/riscv/riscv_c
-/riscv/riscv_sim
-/riscv/riscv_rvfi
-
/x86/x86.lem
/x86/x86.ml
/x86/x86_embed.lem