summaryrefslogtreecommitdiff
path: root/.gitignore
diff options
context:
space:
mode:
authorJon French2018-06-11 15:25:02 +0100
committerJon French2018-06-11 15:25:02 +0100
commit826e94548a86a88d8fefeb1edef177c02bf5d68d (patch)
treefc9a5484440e030cc479101c5cab345c1c77468e /.gitignore
parent5717bb3d0cef5932cb2b33bc66b3b2f0c0552164 (diff)
parent4336409f923c10a8c5e4acc91fa7e6ef5551a88f (diff)
Merge branch 'sail2' into mappings
(involved some manual tinkering with gitignore, type_check, riscv)
Diffstat (limited to '.gitignore')
-rw-r--r--.gitignore28
1 files changed, 26 insertions, 2 deletions
diff --git a/.gitignore b/.gitignore
index 11a37edc..f44f4bde 100644
--- a/.gitignore
+++ b/.gitignore
@@ -1,4 +1,4 @@
-/sail
+# global things
*~
.#*
@@ -6,16 +6,39 @@
*.native
*.byte
+
a.out
_build/
_sbuild/
+# HOL4
+
+.HOLMK
+.hollogs
+*Theory.dat
+*Theory.sig
+*Theory.sml
+*Theory.ui
+*Theory.uo
+lib/hol/sail-heap
+
+# Coq
+
+*.vo
+*.glob
+.*.aux
+
+# location specific things
+
+/sail
+
/src/sail.docdir
/src/ast.lem
/src/ast.ml
/src/bytecode.lem
/src/bytecode.ml
+/src/share_directory.ml
/test/typecheck/rtpass*/
/test/typecheck/tests.xml
@@ -63,10 +86,11 @@ _sbuild/
/riscv/riscv.lem
/riscv/riscv_types.lem
/riscv/riscv
+/riscv/platform
/x86/x86.lem
/x86/x86.ml
/x86/x86_embed.lem
/x86/x86_embed_sequential.lem
/x86/x86_embed_types.lem
-/x86/x86_toFromInterp.lem \ No newline at end of file
+/x86/x86_toFromInterp.lem