blob: bb01f0eb1e8d5c74b1c8bf110f8b5b8414f49ab6 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
|
// See LICENSE for license details.
package chiselTests
import chisel3._
import org.scalatest._
import org.scalatest.prop._
import chisel3.testers.BasicTester
class DirectionHaver extends Module {
val io = IO(new Bundle {
val in = Input(UInt.width(32))
val out = Output(UInt.width(32))
})
}
class GoodDirection extends DirectionHaver {
io.out := UInt.Lit(0)
}
class BadDirection extends DirectionHaver {
io.in := UInt.Lit(0)
}
class DirectionSpec extends ChiselPropSpec {
//TODO: In Chisel3 these are actually FIRRTL errors. Remove from tests?
property("Outputs should be assignable") {
elaborate(new GoodDirection)
}
property("Inputs should not be assignable") {
var excepts: Boolean = false
try elaborate(new BadDirection)
catch {
case e: Exception => {
excepts = true
}
// Should except so this is okay
// Ideally, would throw and catch more precise exception
}
assert(excepts, "Bad connection should have thrown exception!")
}
}
|
