summaryrefslogtreecommitdiff
path: root/AbstractModuleStandalone.scala
blob: 5f94b7e80cb2baf79c7cd14534c1c0451b06bc3c (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
import chisel3._

object MetaConnect {
  implicit class Connection[A](that: A) {
    def makeConnection[B, C](me: B)(implicit f: A => B => C): C = {
      f(that)(me)
    }
  }
  implicit def abstractInterfaceConnection[A, B, C](implicit f: A => B => C): AbstractInterface[A] => AbstractInterface[B] => AbstractInterface[C] = (a: AbstractInterface[A]) => (b: AbstractInterface[B]) => new AbstractInterface(f(a.params)(b.params))
}



case class AbstractInterface[T](params: T)

object TypeArithmetic {
  implicit val f1: SomeTypeContainer => SomeTypeContainer => SomeTypeContainer = (a: SomeTypeContainer) => (b: SomeTypeContainer) => new SomeTypeContainer(a.i+b.i)
  implicit val f2: SomeTypeContainer => Int => SomeTypeContainer = (a: SomeTypeContainer) => (b: Int) => new SomeTypeContainer(b+a.i)
  implicit val f3: SomeTypeContainer => UInt => SomeTypeContainer = (a: SomeTypeContainer) => (b: UInt) => {
    val litval: Int = 1
    new SomeTypeContainer(litval.toInt+a.i)
  }
}

case class SomeTypeContainer(i: Int)

object AbstractModuleStandalone {
  def main(args: Array[String]): Unit = {
    val foo: Int = 1
    val bar: SomeTypeContainer = SomeTypeContainer(2)
    val baz: UInt = UInt(1.W)

    val afoo = AbstractInterface[UInt](Input(UInt(4.W)))
    val abar = AbstractInterface[UInt](Output(UInt(8.W)))
    val abaz = AbstractInterface[SomeTypeContainer](SomeTypeContainer(16))
    
    import MetaConnect._
    import TypeArithmetic._
    bar makeConnection foo makeConnection bar makeConnection bar
    bar makeConnection baz makeConnection foo

    abaz makeConnection afoo
  }
}