index
:
chiselX
abstract-module
master
scala3-main-test
scala3-support
scala3-support-chisel6
Chisel with SFC compatibility
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
Age
Commit message (
Expand
)
Author
2021-08-23
Remove chisel3's own firrtl Emitter, use firrtl Serializer
Jack Koenig
2021-08-23
Add multiple dimensions to VecInit fill and iterate (#2065)
anniej-sifive
2021-08-21
Update ChiselStage.scala (#2082)
Ruige Lee
2021-08-18
Revert "remove DefRegInit, change DefReg API with option definition. (#1944)"...
Jack Koenig
2021-08-17
remove DefRegInit, change DefReg API with option definition. (#1944)
Jiuyang Liu
2021-08-12
Add DataView (#1955)
Jack Koenig
2021-08-12
Pass truth table to espresso using stdin instead of temp file
Boyang Han
2021-08-04
Added VecInit factory methods (fill,iterate) (#2059)
anniej-sifive
2021-08-03
Added flush capability to Queue (#2030)
anniej-sifive
2021-07-28
Bundles can no longer be instantiated with bound hardware (#2046)
Jared Barocsi
2021-07-14
Fix Cat rename signal (#2011)
Leway Colin
2021-07-14
Espresso Decoder (#1964)
Jiuyang Liu
2021-07-09
Fix chisel3 <> for Bundles that contain compatibility Bundles (Take 2) (#2031)
Jack Koenig
2021-07-08
Make it legal for concrete resets to drive abstract reset (#2018)
Jack Koenig
2021-07-08
Fix chisel3 <> for Bundles that contain compatibility Bundles (#2023)
Jack Koenig
2021-07-08
Add `isOneOf` method to `ChiselEnum` (#1966)
Verneri Hirvonen
2021-07-06
Make printf return BaseSim subclass so it can be named/annotated (#1992)
Deborah Soung
2021-07-01
Add ChiselEnum.safe factory method and avoid warning
Jack Koenig
2021-06-30
Add 7 segment display decoder test case
Boyang Han
2021-06-29
Change behavior of aop.Select to not include CloneModuleAsRecord
Jack Koenig
2021-06-29
Restore aop.Select behavior for CloneModuleAsRecord
Jack Koenig
2021-06-28
Fix CloneModuleAsRecord support for .toTarget
Jack Koenig
2021-06-24
create and extend annotatable BaseSim class for verification nodes (#1968)
Deborah Soung
2021-06-23
Replace hard coded line separators with system specific ones
Boyang Han
2021-06-21
Bump scalatest to 3.2.9 (#1965)
Jack Koenig
2021-06-16
getVerilog in Chisel3 (#1921)
Martin Schoeberl
2021-06-16
implement test for qmc
Jiuyang Liu
2021-06-16
Add computational complexity analysis
Boyang Han
2021-06-16
Refactor to a more `scala` form
Boyang Han
2021-06-16
Merge minimized table before return as a TruthTable
Boyang Han
2021-06-16
implement QMC.
Boyang Han
2021-06-16
Apply Jack's Review
Jiuyang Liu
2021-06-16
add documentation for DecodeTableAnnotation.
Jiuyang Liu
2021-06-16
Add test cases.
Jiuyang Liu
2021-06-16
switch to EndToEndSMTBaseSpec
Jiuyang Liu
2021-06-16
Add minimized form of test cases
Boyang Han
2021-06-16
use z3 formal check minimized circuit and reference model.
Jiuyang Liu
2021-06-16
test decode cache.
Jiuyang Liu
2021-06-16
remove all timeouts by review.
Jiuyang Liu
2021-06-16
async decoder with 5 seconds timeout.
Jiuyang Liu
2021-06-16
add a simple decoder API.
Jiuyang Liu
2021-06-16
implement abstract Minimizer as a general API.
Jiuyang Liu
2021-06-16
fix for 2.13
Jiuyang Liu
2021-06-16
TruthTable can merge same inputs now.
Jiuyang Liu
2021-06-16
implement DecodeTableAnnotation for decode table caching.
Jiuyang Liu
2021-06-16
implement TruthTable to represent a decode table.
Jiuyang Liu
2021-06-10
Stop Emitting BlackBoxResourceAnno (#1954)
Schuyler Eldridge
2021-05-25
throw exception if BitPat width is 0 (#1920)
Jiuyang Liu
2021-05-20
Implement PLA (#1912)
Jiuyang Liu
2021-05-20
implement model checking API for chiseltest (#1910)
Jiuyang Liu
[prev]
[next]