summaryrefslogtreecommitdiff
path: root/src/test/scala/chiselTests/AnnotatingExample.scala
AgeCommit message (Collapse)Author
2016-11-21SInt conversion finished, everything builds againducky
2016-11-14Add checks for misuse or omission of Module()Jack
Implemented by adding a Boolean to check for alternating invocations of object Module.apply and the constructor of abstract class Module. Fixes #192
2016-08-24Per Chisel meeting.chick
signalName -> instanceName SignalId -> InstanceId Based on Stephen's comments on PR
2016-08-21AnnotatingExample:chick
Removed extraneous logic Renamed doStuff to buildAnnotatedCircuit Removed println's
2016-08-21Add AnnotationSpec file which provides an example of a way to implement ↵chick
generation of annotations in a chisel circuit that could be used by custom firrtl passes This spec also shows and tests in a limited way the new API of .signalName, .pathName, parentModName which allows access to the various path information of a chisel component (something that subclasses SignalId, most prominently SubClasses of Data and Module
2016-08-21Add annotating example to test new signal name apichick