index
:
chiselX
abstract-module
master
scala3-main-test
scala3-support
scala3-support-chisel6
Chisel with SFC compatibility
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
main
Age
Commit message (
Collapse
)
Author
2015-07-02
add () args to toBits
jackbackrack
2015-07-02
rename id to cid, legalizeNames, better flo/dbl support in tester, better ↵
jackbackrack
mux handling and check for uint/sint, support for bulk connect, filter ? as well
2015-06-05
get tester working again with new firrtl debug names
jackbackrack
2015-06-05
add seqmem and turn off vcdtmp
jackbackrack
2015-05-20
make pad be op and adjust firrtl args
jackbackrack
2015-05-19
remove padding add asUInt etc
jackbackrack
2015-05-07
add better testing support, better width inference and padding, remove old ↵
jackbackrack
reduce ops
2015-05-03
improve width inference and remove pads
jackbackrack
2015-05-01
allow folding in tester, change reduction op names, fix up debugName
jackbackrack
2015-04-30
pad only bits connects
jackbackrack
2015-04-29
inline lits to avoid cross module lit refs and fix scripts
jackbackrack
2015-04-29
update to latest firrtl and change flo-app to flo2app
jackbackrack
2015-04-29
change growing arithmetic names
jackbackrack
2015-04-29
change arithmetic defaults to wrap
jackbackrack
2015-04-29
fix partial eval
jackbackrack
2015-04-28
add params, limited partial eval, conforming to compile riscv-mini
jackbackrack
2015-04-27
add headers
jackbackrack
2015-04-27
first commit
jackbackrack
[prev]