summaryrefslogtreecommitdiff
path: root/src/main/scala/chisel3/package.scala
AgeCommit message (Collapse)Author
2017-02-08Add Analog typeJack Koenig
Used for stitching Verilog inout through Chisel Modules (from BlackBox to BlackBox)
2017-02-07Name all the thingsducky
2017-02-07Rename SeqMem to SyncReadMem. (#490)Jim Lawson
Retain un-deprecated SeqMem in compatibility mode, deprecate in chisel3.
2017-01-27Provide package-level text to reduce ScalaDoc white space. (#432)Jim Lawson
2017-01-25Better name propagation by macros (#327)Richard Lin
* Name propagation * chiselName everywhere at best-effort level * Better collision handling * Allow recursing into inner anonymous functions * Add for loop and anonymous inner function tests
2017-01-20Add Record as new superclass of Bundle (#366)Jack Koenig
Record gives uses the power to create collections of heterogenous elements. Bundle is a special case of Record that uses reflection to populate the elements of the collection. Bundle also attempts to implement cloneType whereas users of Record are required to supply one.
2017-01-20Mark Annotation and FixedPoint as experimental (#444)Chick Markley
* Mark Annotation and FixedPoint as experimental Fix tests and other references to these constructs * Made experimental imports more specific where possible
2016-12-13CheckpointPaul Rigge
2016-12-07Support for creating chisel annotations that are consumed by firrtl (#393)Chick Markley
* Support for creating chisel annotations that are consumed by firrtl Update annotation serialization in Driver Add DiamondAnnotation Spec that illustrates how to do simple annotations frontEnd must have dependency on firrtl Add annotation method to Module Circuit has extra optional parameter that is Seq of Annotations In Builder add annotation buffer to DynamicContext to store annotations created in modules Added explicit types on naming api methods to avoid type confusion Because some names are not available until elaboration create intermediate ChiselAnnotation that gets turned into a firrtl Annotation after elaboration In execute pass firrtl text and annotation to firrtl are now passed in through optionManager, though intermediate file .fir and .anno files are still created for inspection and/or later use * Somehow missed ChiselAnnotation * fixes for Jack's review of PR
2016-11-29Add feature warnings to build, fix feature warnings, fix some documentation ↵Richard Lin
(#387)
2016-11-21Deboilerplate the implicit conversions, add support for long.Uducky
2016-11-21Fix regex exampleducky
2016-11-21Stop confusing scaladocducky
2016-11-21Restyle UInt->BitPatComparableducky
2016-11-21Refactor some codeducky
2016-11-21All remaining automatable regex re-stylesducky
2016-11-21Restyle a lot of test code, mainly with regexducky
2016-11-21Restyle Bool constructors, move compatibility deprecations into ↵ducky
compatibility package object
2016-11-21SInt conversion finished, everything builds againducky
2016-11-21Refactor SInt WIPducky
2016-11-21Deprecate things, split more thingsducky
2016-11-21Break out deprecated literal constructors, refactor all the things!ducky
2016-11-21Move ChiselRange to experimentalducky
2016-11-21Fix open-open range specifier, remove dead code, restyle testsducky
2016-11-21simple test that range interpolator works with UInt factory methodchick
2016-11-18Add support for parameterized BlackBoxesjackkoenig
Also restrict black boxes to not allow hardware inside of them since it was being silently dropped anyway. Resolves #289
2016-10-25FixedPoint number support for chisel3 (#328)Chick Markley
* FixedPoint number support for chisel3 FixedPoint numbers have a width and a binary position Either, neither or both maybe inferred. Firrtl will convert these to SInts during lowering passes * Fixes based on Jack's comments on PR #328 * Add experimental warning to FixedPoint class and object * Fixed comment per Adam's comment on PR #328
2016-10-19Deprecate "!=". (#323)Jim Lawson
2016-10-07Revert "Revert "Merge pull request #322 from ucb-bar/deleteEnqIODeqIO""Jim Lawson
This reverts commit 10f170110cd00e7e5e0b428c0490594dac4db225.
2016-10-06Revert "Merge pull request #322 from ucb-bar/deleteEnqIODeqIO"Jim Lawson
This reverts commit 3ea7faaad0c3e349c531fabc8a75440337bdc235, reversing changes made to 7aea39d4deac62d5477904f4bf4381c3482c41d0. Update chisel-testers before commiting this change (deleting EnqIO/DeqIO).
2016-10-06Remove EnqIO, DeqIO - #308Jim Lawson
2016-09-21Use correct scope for util synonyms.Jim Lawson
2016-09-16Rename DecoupledIO object to Decoupled (compatibility).Jim Lawson
2016-09-15Merge branch 'master' into gsdtJim Lawson
2016-09-07Add Printable (#270)Jack Koenig
Printable is a new type that changes how printing of Chisel types is represented It uses an ordered collection rather than a format string and specifiers Features: - Custom String Interpolator for Scala-like printf - String-like manipulation of "hardware strings" for custom pretty-printing - Default pretty-printing for Chisel data types
2016-08-22Purely cosmetic changes to placate the scalastyle checker.Jim Lawson
2016-08-22Fix firrtlDirection for class DeqIO.Jim Lawson
2016-08-18Merge branch 'sdtwigg_connectwrap_renamechisel3' into gsdt_testsJim Lawson
Revive support for firrtl flip direction. Remove compileOptions.internalConnectionToInputOk
2016-07-27More compatibility fixesJim Lawson
2016-07-27Additional compatibility code.Jim Lawson
2016-07-26Add ValidIO definition for old code.Jim Lawson
2016-07-25Minimize differences with master.Jim Lawson
Remove .Lit(x) usage. Undo "private" scope change. Change "firing" back to "fire". Add package level NODIR definition.
2016-07-25Merge branch 'master' into sdtwigg_connectwrap_renamechisel3Jim Lawson
2016-07-25Use more idiomatic ScalaTest exception expecting code.Jim Lawson
2016-07-20Distinguish between ?Int.Lit and ?Int.widthJim Lawson
2016-07-20Compile ok.Jim Lawson
Need to convert UInt(x) into UInt.Lit(x) or UInt.width(x)
2016-07-19Incorporate connection logic.Jim Lawson
Compiles but fails tests.
2016-07-18Update Chisel -> chisel3 references.Jim Lawson
2016-07-18Rename "Chisel" to "chisel3" (only git mv).Jim Lawson
2016-06-20Rename "package", "import", and explicit references to "chisel3".Jim Lawson
generated by cgit v1.2.3 (git 2.25.1) at 2026-03-15 05:10:05 +0000