summaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
2020-06-22Remove Driver usage in ChiselSpecSchuyler Eldridge
2020-06-22Use ChiselStage in TestsSchuyler Eldridge
2020-06-22Add containsCause exception search testing utilSchuyler Eldridge
2020-06-22Fix Mergify Backport labeling for 3.2.x (#1489)Jack Koenig
2020-06-22Canonicalize construction of Decoupled with no payload (#785)Jack Koenig
2020-06-22Bump 'removed in 3.3' deprecations to 3.4 (#1439)Albert Magyar
2020-06-19Memoize the hashcode of the ChiselCircuitAnnotation (#1485)Jack Koenig
2020-06-18Have defaultVersions specify complete ModuleIDs. (#1479)Jim Lawson
2020-06-17Merge pull request #1476 from freechipsproject/remove-LFSR16Schuyler Eldridge
2020-06-16Move Deprecated LFSR16 to CompatibilitySchuyler Eldridge
2020-06-08ScalaFix support from #1182 (#1203)Jim Lawson
2020-06-08Report Builder.error errors as exceptions outside hardware context (#1425)Albert Magyar
2020-06-08Grouping Chisel API (#1073)Adam Izraelevitz
2020-06-05verilator_4_016 --> v4.016 (#1459)apaj
2020-06-05Restore backporting to 3.2.x (#1460)Jack Koenig
2020-06-02Bump SNAPSHOT version. (#1458)Jim Lawson
2020-05-13Update scalatest to 3.1.2 (#1441)Jim Lawson
2020-05-13Update sbt to 1.3.10 (#1415)Scala Steward
2020-05-13Update scalacheck-1-14 to 3.1.1.1 (#1413)Scala Steward
2020-05-13Update sbt-site to 1.4.0 (#1395)Scala Steward
2020-05-06Merge pull request #1426 from freechipsproject/1412-2Schuyler Eldridge
2020-05-06Fix double elaborationSchuyler Eldridge
2020-05-06Test that Elaborate only runs onceSchuyler Eldridge
2020-05-06Expose ChiselStage's PhaseManager, rm extra wrapsSchuyler Eldridge
2020-05-05Update scalatest 3.1.1 (#1430)Jim Lawson
2020-05-05Update Mergify rules to backport to 3.3.x (#1429)Jack Koenig
2020-05-04README: add link to website source (#1420)Megan Wachs
2020-04-20Mux1H: note results unspecified unless exactly one select signal is high (#1397)John Ingalls
2020-04-16Revert "Make uselessly public fields in utils private" (#1417)Adam Izraelevitz
2020-04-16Add tests for async reset regs of non-UInt types (#1414)Jack Koenig
2020-04-13Update scalatest to 3.1.0 (#1394)Jim Lawson
2020-04-10Make Counter emit valid FIRRTL (#1408)Jack Koenig
2020-04-10Expose checkTypeEquivalence as a public API (#1402)Sequencer
2020-04-08Use thread local storage for ChiselContext. (#1404)Jim Lawson
2020-04-06enable Lit for Record. (#1400)Sequencer
2020-04-04Fix mill build (#1399)Sequencer
2020-04-02Update paradise to 2.1.1 (#1342)Scala Steward
2020-03-31Update junit to 4.13 (#1341)Scala Steward
2020-03-31Update sbt-site to 1.3.3 (#1340)Scala Steward
2020-03-30Java API Documents Linking (#1367)Schuyler Eldridge
2020-03-28Add pubishSettings to subprojects. (#1390)Jim Lawson
2020-03-26Bump to Scala 2.12.11 (#1389)Jack Koenig
2020-03-26Set StageError cause in ChiselStage (#1382)Schuyler Eldridge
2020-03-25Merge pull request #1384 from freechipsproject/no-more-compile-internalJack Koenig
2020-03-25Rename subprojects to more canonical namesJack Koenig
2020-03-25Remove compile-internal from build.sbtJack Koenig
2020-03-24Propagate user compile options for Chisel.Module (#1387)Jack Koenig
2020-03-24Merge pull request #1213 from freechipsproject/driver-deprecationsSchuyler Eldridge
2020-03-24Update README.md to reference ChiselStageSchuyler Eldridge
2020-03-24Add ChiselStageSpec for string/circuit emissionSchuyler Eldridge
generated by cgit v1.2.3 (git 2.25.1) at 2026-02-03 01:19:23 +0000