summaryrefslogtreecommitdiff
path: root/src/test/scala/chiselTests/WireSpec.scala
diff options
context:
space:
mode:
Diffstat (limited to 'src/test/scala/chiselTests/WireSpec.scala')
-rw-r--r--src/test/scala/chiselTests/WireSpec.scala10
1 files changed, 5 insertions, 5 deletions
diff --git a/src/test/scala/chiselTests/WireSpec.scala b/src/test/scala/chiselTests/WireSpec.scala
index 051880ee..7a1e1e06 100644
--- a/src/test/scala/chiselTests/WireSpec.scala
+++ b/src/test/scala/chiselTests/WireSpec.scala
@@ -5,16 +5,16 @@ package chiselTests
import chisel3._
class WireSpec extends ChiselFlatSpec {
- "WireInit.apply" should "work" in {
- assertCompiles("WireInit(UInt(4.W), 2.U)")
+ "WireDefault.apply" should "work" in {
+ assertCompiles("WireDefault(UInt(4.W), 2.U)")
}
it should "allow DontCare" in {
- assertCompiles("WireInit(UInt(4.W), DontCare)")
+ assertCompiles("WireDefault(UInt(4.W), DontCare)")
}
it should "not allow DontCare to affect type inference" in {
- assertCompiles("val x: UInt = WireInit(UInt(4.W), DontCare)")
+ assertCompiles("val x: UInt = WireDefault(UInt(4.W), DontCare)")
}
it should "not allow init argument to affect type inference" in {
- assertDoesNotCompile("val x: UInt = WireInit(UInt(4.W), 2.S)")
+ assertDoesNotCompile("val x: UInt = WireDefault(UInt(4.W), 2.S)")
}
}