summaryrefslogtreecommitdiff
path: root/src/test/scala/chiselTests/BlackBox.scala
diff options
context:
space:
mode:
Diffstat (limited to 'src/test/scala/chiselTests/BlackBox.scala')
-rw-r--r--src/test/scala/chiselTests/BlackBox.scala6
1 files changed, 1 insertions, 5 deletions
diff --git a/src/test/scala/chiselTests/BlackBox.scala b/src/test/scala/chiselTests/BlackBox.scala
index b45171f4..70ddd4da 100644
--- a/src/test/scala/chiselTests/BlackBox.scala
+++ b/src/test/scala/chiselTests/BlackBox.scala
@@ -2,14 +2,10 @@
package chiselTests
-import java.io.File
-
-import org.scalatest._
import chisel3._
import chisel3.experimental._
import chisel3.testers.BasicTester
import chisel3.util._
-//import chisel3.core.ExplicitCompileOptions.Strict
class BlackBoxInverter extends BlackBox {
val io = IO(new Bundle() {
@@ -176,7 +172,7 @@ class BlackBoxSpec extends ChiselFlatSpec {
elaborate(new Module {
val io = IO(new Bundle { })
val m = Module(new BlackBoxPassthrough)
- assert(chisel3.experimental.DataMirror.modulePorts(m) == Seq(
+ assert(DataMirror.modulePorts(m) == Seq(
"in" -> m.io.in, "out" -> m.io.out))
})
}