summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
-rw-r--r--README.md2
1 files changed, 1 insertions, 1 deletions
diff --git a/README.md b/README.md
index fb91897f..f4c70ae3 100644
--- a/README.md
+++ b/README.md
@@ -110,7 +110,7 @@ These simulation-based verification tools are available for Chisel:
If you are migrating from Chisel2, see [the migration guide on the wiki](https://github.com/ucb-bar/chisel3/wiki/Chisel3-vs-Chisel2).
### Data Types Overview
-These are the base data types for defining circuit wires (abstract types which may not be instantiated are greyed out):
+These are the base data types for defining circuit components:
![Image](https://raw.githubusercontent.com/freechipsproject/chisel3/master/doc/images/type_hierarchy.svg?sanitize=true)